

MIRELOAI

Microelectronics RELiability driven by Artificial Intelligence
 Project no. 101072491

Deliverable 4.3

Definition of critical weak links and PoF literature review

WP4 – Physics of degradation

Version 1

Authors	Willem van Driel (TU Delft)
Lead participant	TU Delft
Delivery date	30 November 2023
Dissemination level	PU – Public
Type	Report

Revision history

Author(s)	Description	Date
Willem van Driel (TUD)	Draft deliverable	15.10.2023
Vikram Kamble (PCCL)	Revision 1	31.10.2023
Alireza Mehrabi (TUD)	Final draft version	29.11.2023
Mohammad Musadiq (TUD)	Review by Stefano Mariani (POLIMI)	30.11.2023
Nejeem Umair (Greenwich)		
Shehryar Imtiaz (POLIMI)	Deliverable final	30.11.2023
Mehdi Bejani (POLIMI)		

Executive summary

Background

The deliverable D4.3 is part of work package 4 (WP4). In WP4 Physics of degradation, test methods will be developed to gain an understanding of the physics of relevant failure mechanisms and to identify material and process uncertainties.

The specific aims are as follows:

1. Identification of uncertainties of all analysed materials and processes applied within the research projects and summary of the findings in a common database.
2. Description of the degradation development behaviour as input for the physics-informed learning (function or interrelation).

Deliverable D4.3 presents the definition of critical weak links and physics-of-failure approaches. The deliverable is based on literature review in DC's 1, 4, 6, 10, 12 and 13.

Objectives

One of the objectives within Mirelai is to identify critical weak links in semiconductor devices using physics-of-failure approaches. This deliverable will describe how these approaches evolved over the years and what the current state-of-the-art is.

Methodology and implementation

Extensive literature review is done by DC's 1, 4, 6, 10, 12 and 13 to scope the field of physics-of-failure. Implementation is done by distributing this deliverable to all other DC's.

Outcomes

Regarding physics of degradation, the DC's 1, 4, 6, 10, 12 and 13 literature review demonstrate the limited number of publications in this area. Physics of failure is well described but the actual degradation processes are not well known.

Impact

This deliverable will set the pace on the physics of degradation subject that is central within the Mirelai project. For each DC within the project this deliverable will provide an excellent benchmark information regarding physics of failure research done in the past 10 years.

Next steps

With the literature review done for DC's 1, 4, 6, 10, 12 and 13, the next step is to define the academic parts of their research: what areas are new and can be further explored?

Contents

Revision history	2
Executive summary.....	3
Contents	4
Partner short names	6
Abbreviations	7
1 Introduction.....	8
1.1 Physics of Degradation	9
1.2 Robustness Validation	10
2 DC literature review	11
2.1 DC1 Criticality assessment methodology for PCBA features	12
2.1.1 Introduction	12
2.1.2 Microvia failure.....	12
2.1.3 Microvia assessment and their failure techniques	14
References	16
2.2 DC4 Towards a Digital Twin Concept for Power Electronics.....	17
2.2.1 Semiconductor power devices	17
2.2.2 Digital twin modelling of power devices	18
2.2.3 Uncertainty quantification in digital twins	22
2.2.4 Conclusion	22
References	22
2.3 DC6 Reliability of IC packages under small loading conditions.....	25
2.3.1 Introduction	25
2.3.2 Types of IC Packaging and Materials.....	25
2.3.3 Failure Modes Associated with IC Packaging.....	26
2.3.4 Mitigation and Reliability Enhancement Strategies.....	28
2.3.5 Conclusion	28
References	28
2.4 DC10 Microstructure Informed Modelling and AI for Reliability Predictions.....	30
2.4.1 Introduction	30
2.4.2 Solder joints shapes.....	30
2.4.3 Various Solder Joints geometry.....	30
2.4.4 Accumulated inelastic strain.....	31
2.4.5 Crystal plasticity model for Visco-plastic Mechanical behaviour	32
2.4.6 Common model assumptions.....	36
2.4.7 Further research areas to cover in literature review.....	36
References	37

2.5 DC12 AI-assisted design of high-performance and high-reliability probe technologies for EWS applications	38
2.5.1 Probe Card Testing	38
2.5.2 Rough Set Theory	40
2.5.3 Structure Influence Relationship.....	41
2.5.4 Conclusion	41
References	42
2.6 DC13: AI-assisted study and forecast of field performances of probe cards for EWS applications	43
2.6.1 Probe Card Technology and Wafer Probing Challenges	45
2.6.2 IC Testing and Fault Diagnosis	45
2.6.3 Assessment of Probe Card Field Performance.....	45
2.6.4 Conclusion	46
References:	46
3 Future work.....	48
4 References	49

Partner short names

Short name	Partner name
PCCL	Polymer Competence Center Leoben
POLIMI	Politecnico di Milano
TU Chemnitz	Technische Universität Chemnitz
TU Delft	Technische Universiteit Delft
IMEC	Interuniversitair Micro-Electronica Centrum
ams OSRAM	Ams-Osram AG
AT&S	AT & S Austria Technologie & Systemtechnik Aktiengesellschaft
Bosch	Robert Bosch GmbH
Nanotest	Berliner Nanotest und Design GmbH
Nexperia	Nexperia BV
NXP	NXP Semiconductors Netherlands BV
SISW	Siemens Industry Software NV
Technoprobe	Technoprobe SPA
UOG	University of Greenwich
MCS	Materials Consultancy Services Limited
accelCH	accelopment Schweiz AG
KU Leuven	Katholieke Universiteit Leuven
MUL	Montanuniversität Leoben
MCL	Materials Center Leoben Forschungs GmbH
signify	Signify Netherlands BV

Abbreviations

Short name	Partner name
D	Deliverable
EC	European Commission
EU	European Union
HEU	Horizon Europe
M	Month
MS	Milestone
WP	Work Package

1 Introduction

The history of reliability as we know it now goes back to the 1950s, when electronics started to play a major role for the first time. Now, 7 decades later, with million times more complex electronic systems, the industry is facing a continuous increase of early and wear-out failures with accompanying consequences. Nowadays, products with high failure rates may come under public scrutiny due to negative customer feedback publicly shared on websites, eventually building bad reputation for a company [2]. To cover the increasing demands in product reliability performance, three distinct waves can be noted [3]:

- Wave 1: Stress based

The first wave was characterized with the establishment of a test-to-failure approach based on standardized stress-based tests. Examples are thermal cycling, moisture testing and/or operational tests under combined conditions. Each of these tests got standardized in the semiconductors industry by dedicated bodies, like e.g. JEDEC, IEEE or IEC [4, 5], to enable smooth comparison between suppliers and test houses. Understanding of possible failure modes gradually increased in several industries using semiconductor devices but the use of prediction models was still limited.

- Wave 2: Knowledge based

The second wave continued from all the test results obtained over a period of 30-40 years in the first wave. Companies started to understand the physics that caused failure modes in their products. Test schemes changed to test-to-failure instead of test-to-pass. Still standardized tests are used under the condition of similarity: if a previous product that differed slightly from a new one, no new testing was required. This wave is characterized as knowledge-based qualification [6]. Models became commonly used in this wave both analytical and / or numerical (using Finite Element methods) ones.

- Wave 3: Application based

In the third wave, application conditions are considered. All industries performed a substantial amount of application studies in which dedicated sensors are used to measure the actual loading, in terms of temperatures, vibrations and/or external forces. Here measure, in some cases, means monitoring so that the data is logged continuously and sent to an on-line database. Although standards are not yet available, some bodies did publish guidelines [7].

Nowadays, most industries are in the transfer coming from wave 2 towards wave 3. Wave 3 goes hand in hand with the current development of machine learning, digital twin driven diagnostics or prognostics and health monitoring [8]. These technologies are needed to move to *Wave 4: Physics of Degradation and Robustness*. These two new concepts will become available at a significant level of maturity.




Figure 1 Waves in reliability.

1.1 Physics of Degradation

Degradation is apparent in all things and is fundamental to both manufactured and natural objects. It is often described by the second law of thermodynamics, where entropy, a measure of disorder, tends to increase with time in a closed system. Simply said things age. The natural ageing and degradation of materials has been a subject of study by engineers and scientists for many, many years. But with the demands placed on new engineered materials and devices for electronics, computing, aerospace and biomedical applications, the reliability of such over time has become more and more crucial [9, 10].

Degradation is apparent in naturally occurring materials and structures as well as human-engineered materials and devices. In everyday experience, it is the ever-present phenomena of spontaneous loss of some quality, functionality, and order. Work must be done from outside the system of interest to maintain that functionality, or that order. The second law of thermodynamics formally captures this idea with the concept of entropy or disorder, which states [10]:

During real processes, the entropy of an isolated system always increases. In the state of equilibrium, the entropy attains its maximum value.

This loss of order or degradation has many terms or phrases to label the phenomena, such as ageing, deterioration, devolution, and wear-out.

The mechanisms of degradation for a variety of materials and structures cover a wide range of discipline categories such as thermal, mechanical, chemical, biological, and so on. All associated degradation mechanisms require the knowledge and understanding of natural processes and thus are grouped together as the physics of degradation. As mentioned above, the fundamental underlying principle is entropy and the second law of thermodynamics. Health monitoring [8] and/or digital twin technologies [11, 12] may support the engineers to understand, master and forecast the physics of degradation. The concept of digital twin is relatively new. It was conceptualized during the early years of the 21st century and has gained traction mainly during the last decade. The primary reason behind it is the further digitalization of the electronic industry, which has been accelerated by the newly emerging IT technologies. Here, digital twin can be defined as [13]:

Digital Twin is a continuously updated multi-physics, multiscale, probabilistic simulation model of a physical entity (an object, a system, or a process) utilizing big data, bilateral connectivity, and advanced software analytics to provide product monitoring, diagnostics, prognostics, and optimization services.

Digital twin enables system optimization, monitoring, diagnostics, and prognostics using integration of artificial intelligence, machine learning, and big data analytics. It can be used for predicting failures and estimating lifetime of electronic components, which then allows for scheduling preventive maintenance. Launching a preventive maintenance program like this allows company to save time and costs and avoid customer dissatisfaction as well as unwanted lawsuits.

1.2 Robustness Validation

Today's standard qualification procedures for electronic components, assemblies and components for the automotive industry are based on the use of standardized tests at the end of the product development of parts and components. In contrast, Robustness Validation is a process that includes the entire product development process, as well as mass production. The qualification of the components based on the robustness analysis is thus implicit. The basic philosophy behind the robustness validation methodology is to gain knowledge about the size of the guard band by testing the semi-conductor to failure, or end-of-life [14, 15]. The goal of the method is to achieve lower ppm-failure rates by ensuring adequate guard band between the 'real-life' operating range of the semiconductor and the points at which the semiconductor fails. The concept of robustness validation is relatively new and during the early years of the 21st century gained traction mainly during the last 5-10 years. It found its origin in the automotive industry [16]. The new 'test to fail' qualification approach (instead of a 'test-to-pass'), is a paradigm shift from 'Fit for Standard' to 'Fit for Application'. Therefore, components could be designed with known robustness margins combined with cost and time saving potentials. The principle of robust validation is depicted in Figure 2.




Figure 2 Schematic illustration of the basic idea of robustness validation

2 DC literature review

In the next paragraphs, the DC's involved in this subject will present their literature review. It is organized as such:

- DC1: Criticality assessment methodology for PCBA features by Vikram Kamble
- DC4: Accurate digital twins on component level by Alireza Mehrabi
- DC6: Reliability of IC packages under small loading conditions by Mohammad Musadiq
- DC10: Microstructure Informed Modelling and AI for Reliability Predictions by Najeem Muhammad Umair
- DC12: AI-assisted design of high-performance and high-reliability probe technologies for EWS applications by Imtiaz Shehryar
- DC13: AI-assisted study and forecast of field performances of probe cards for EWS applications by Bejani Mehidi

For easy of simplicity, each chapter uses its own reference list.

2.1 DC1 Criticality assessment methodology for PCBA features

2.1.1 Introduction

Three-dimensional (3D) semiconductor integration could help electron devices overcome Moore's law. Using the third-dimension increases density, functionality, and performance per unit area. The widespread deployment of 3D integrated technology confronts various obstacles before mass production is possible. Direct silicon connections integrate 3D components most directly and efficiently. These connections involve silicon substrate-crossing through-silicon vias (TSVs) and microvias. These vias typically have sizes between 50 μm and 300 μm [1,2].

SiO₂ has the lowest CTE, hence copper plugs' lateral expansion increases SiO₂ liners' tensile stresses. This can shatter silicon substrates or SiO₂ insulators. Even if stresses do not induce die failure, they can impair transistor mobility and parametric shifts, reducing IC performance and via tolerances [10]. Silicon's carrier mobility changes by 7% at 100 MPa [11] and saturation current by 2% to 4% at 200 MPa [12]. Although these effects can be minimized, Bosch deep reactive ion etching (DRIE) [3] via sidewall scallops increases stress concentration in SiO₂ liners and barriers, increasing the risk of reliability issues like insulator failure, current leakage, copper diffusion, and electromigration [4].

Copper pumping reliability issues arise from vertical copper plug expansion. Pumping can delaminate copper plugs at the liner interface, collapse micro bumps, and damage inter-dielectric layers [5]. Copper plugs release all volume expansion during vertical growth because substrates have a lower CTE, limiting lateral thermal expansion. Thus, Cu pumping and dependability issues increase. These concerns can be addressed with stress buffer layers with polymer insulators, open topologies, or polymer cores in annular conductors. These methods reduce heat stress. Polymers lessen heat stresses due to their low elastic modulus and deformability [6].

For the microvias and its surroundings, researchers built finite element (FE) numerical models to determine locally generated stress and strain values. Analytical models predicted microvia fatigue life. Ogunjimi et al. [7] found that strain concentration factor, copper ductility, and microvia wall thickness affected microvia reliability more than wall angle and epoxy height. Ramakrishna [8] and others utilized FEA to explore how geometry and material parameters affected microvia dependability and found that wall thicknesses, angles, diameters, dielectric thicknesses, and quality affect stress and strain levels. Wang and Lai [9] evaluated MCM substrate microvia failure areas using FEA submodelling. They found that complete microvias are less stressed in their model. The literature examined single-level flaw-free microvias using FEA. Pecht et al. studied voiding and incomplete microvia filling [10].

2.1.2 Microvia failure

Misregistration, barrel cracks, corner fractures, target pad cracks, interface separations, and stacked microvia failure mechanisms are microvia failure modes. Categories are based on impact and damage buildup mechanisms of failure. The microvia-to-target pad contact and microvia cross-sections are examined for failure. Internal copper layers, plated thicknesses, and crystalline structures are revealed via micro-etching. Controlling micro-etching increases physical details and helps identify failure causes.




Figure 3: Depiction of thermal expansion in microvia system and related cracks.

Interface separations

A gap between the microvia's base and pad causes most failures (Figure 3). This mechanism often fails during cooling. This condition has many causes, including:

- Insufficient resin removal during ablation creates a nonconductive barrier between metallization and target pad.
- Insufficient micro-etching on the target pad hinders chemical bonding. Chemical interaction is weakened by ash deposit between metal layers.
- Lack of electrolytic copper on target pad hinders good connection.

Microvia barrel breaks

Thin electrolytic copper plating connects barrel cracks, which taper towards the microvia's base (Figure 3). They usually result from plating-process chemistry and mechanical imbalance.

Printed wire board (PWB) manufacturers may utilize different chemical vendors for metallization, which might produce chemical incompatibilities between crucial phases. The chemical and equipment suppliers should collaborate to make reliable microvia structures. Capability and compatibility depend on equipment type. Reliability testing indicates microvia barrel cracks wear out. Although the via may withstand assembly stress without breaking, the conductive channel will degrade and open.

Microvia knee/corner cracks

When extensive copper removal (planarization) leaves just thin pads, the pad-via plating interface might become unstable, causing microvia knee or corner cracks. Figure 3 shows how this can harm during thermal expansion.

Pad rotation damages a "butt-joint" interface between the pad and through plating when knee/corner plating is removed. Excessive z-axis dielectric expansion between the capture pad and target pad during component assembly or local rework damages the pad. CTE is unlikely to damage or propagate a crack at the normal operating temperature and dielectric distance between the layers, which is usually 0.05 mm (.002 in) to 0.15 mm (.006 in). Mechanical stress "pulling" the pad off the upper microvia segment would increase pad rotation due to the PWB-device CTE mismatch, generating this failure scenario. The surface pad is almost peeled off the resin, like pad cratering. Damage to the microvia-surface pad junction could cause this failure condition. Microvia knee/corner cracks fade after beginning.

Microvia misregistration

Failures might come from microvia misregistration. Short circuits can result from improper hole ablation or layer alignment. Manufacturing tolerances cause statistically inevitable misalignment in stacked microvia structures.

Ablated capture pad or target pad holes can misregister single-level microvia. Automatic test equipment from PWB manufacturers can detect holes or shorts in both cases. Laser ablation of dielectric material at the pad edge may penetrate an underlying feature, creating z-direction short

circuits. Due to its narrower dielectric gap, it is susceptible failure. A microvia misregistration may not reduce heat cycles to failure unless the lower contact area compromises target pad adhesion. Stacking microvia architectures have registration challenges since each lamination cycle must account for manufacturing tolerances.

2.1.3 Microvia assessment and their failure techniques

Current microvia inspection demands quick and cost-effective characterization of hundreds or thousands of them, together with statistical data, location and condition information, and via failure categorization. Such faults are often found using nonautomated laboratory methods like SEM, XCT, EMMI, and SAM. They also use automated methods like EM, AOM, and SAM. Each strategy has pros and cons that restrict its utility. EM can quickly and widely detect vias breakdown but cannot localize it. Bottom defects are detected well by AOM, while sidewall faults are not. SEM provides high-definition sidewall and via bottom images but is too slow for high-throughput inspection. Limitations of SEM and XCT include scanning duration and resolution. SAM can swiftly characterize broad areas nondestructively, but its resolution and contrast are limited and require post-processing to retrieve relevant information [11,12].

Microvias stress analysis

The researchers examined how thermal processing stresses open microvias' metal layers. They model low-temperature plastic deformation and dislocation glide. Tungsten layer model parameters were determined and validated. Comparing simulated and experimental data shows the method's accuracy. The geometrical effect on temperature change affects via stress. Thermal dips between scallops in microvias are crucial for structure mechanical durability [13–15].

The inherent and thermal stress components are separated using FE models and observed stress through a flat tungsten film. Findings [16] evaluated tungsten metal layer tension in an open microvia structure with scalloped sides. Simulation results match synchrotron X-ray nano diffraction results. Parallel simulations examined how flat and scalloped microvias varied in electrical performance and stress. The researchers found that scallops increase resistance, inductance, and parasitic capacitance. The current path through bent and extended tungsten metal 99 increases resistance and inductance. However, scallops increase capacitance due to electric field peaks in the separated oxide material. Concave pieces become convex when deposited on an etched silicon trench, and vice versa. Thus, the scallop pinch-off areas have a lower oxide effective thickness, increasing the electric field and coupling capacitance. The scallops slightly lessen the average tungsten layer stress, although it still has peaks and valleys along microvia sidewall [17].

Thermomechanical dependability of microvias

The researchers [17] studied how sidewall scallops affect microvias' thermomechanical dependability, considering self-heating and residual stress. Current density, temperature, heat flow, and stress on vias were studied using multi-physics field simulation and submodelling. Sidewall scallops from Bosch etching can cause periodic fluctuations in current density, heat flux, and stress, increasing interfacial failure risk. Polyimide through liners can reduce scallop-induced fluctuations and improve via electric-thermomechanical reliability in via-last integration schemes. The via-last method for depositing SiO₂ liners cannot completely remove scallops, which can cause current density, heat flow, and stress variations and interfacial failure.

This study investigated a method for numerically evaluating freshly designed PCBs in interconnection stress tests (ISTs) [18]. The method is based on thermal cycling of a PCB, where the stress-strain response causes a distribution of pore volume fractions that degrades current route conductance. The results of simulated pore fraction evolution-related resistance increases were compared to test data. A well-calibrated pore fraction evolution law may forecast the electrical performance of various PCB designs and reveal their initial pore volume fraction. This method improves evaluation [19].

The researchers examined how voids affect copper-filled stacked microvias' thermomechanical reliability under thermal cycling. Parametric study [19] found that void forms, sizes, locations,

microvia aspect ratios, and dielectric material parameters affect cycles to failure. The findings enable OEMs and board makers build HDI board acceptability requirements for cross-sectional and X-ray inspections. Due to localized stress concentration, large spherical voids may degrade thermomechanical reliability, whereas small ones may have a longer fatigue life due to compliance and strain redistribution. The size of the transition vacuum determines its fatigue life.

The CTE mismatch between microvia metallization and dielectric materials fatigues substrates and PCBs. FEA studies have examined strain/stress distribution in parts via filling and voiding. While small voids may increase stress levels, fully copper-filled microvias had lower stress levels than partially filled ones. A little void reduces thermomechanical stress, while copper filling reduces stress overall. FEA simulations show how partial copper filling and plating voids impair microvia reliability [20].

Deep learning-based microvia failure detection and prevention methods

Modern non-destructive failure analytics rely significantly on AI and ML. These industries include aerospace, rail-track inspection, civil engineering, automotive, power generation, and microelectronics. Previously reliant on human experience, ML methods enable complex dataset failure analysis. Many ML models have been utilized to study 3D integration components, which are valuable in microelectronics [21].

These methods fail for generalized analysis since training feature definition is required. Supervised semi-automated ML methods like KNN and Random Forest classifier [22] identify gaps in 3D IC component vias. Wang et al. [22] demonstrate that training such models requires specialized feature extraction. This includes the High-Frequency Structural Simulator (HFSS) data for the “vias with” and “vias without” void. Bradley and Roth [23] use a semi-automated method to find via functional issues like open and short circuits.

The researchers [24] built a convolutional neural network (CNN)-based approach to characterize thousands of vias on the wafer level, find defective vias, classify vias by defect severity, and collect statistical data about the classed vias. They produce picture data for industrially important via arrays with thousands of vias using a unique SAM approach. As shown with AOM, SAM can collect data from the through sidewall and bottom with increased detection sensitivity. Fully automated “E2E-CNN” workflow provides 100% localization and over 96% classification accuracy, respectively.

The fact that pattern recognition algorithms depend on visual input quality is a major limitation. Identifying the through requires adequate image resolution and contrast. Pixel brightness modifications (such as histogram equalization) or thresholding methods like adaptive thresholding [23] or binary thresholding [25] may improve SAM C-SCAN image quality for later processing.

Researchers [26] suggested ANNs for runtime reliability management stress estimation. The unique method generates an ANN-based stress model by offline training with temperature and stress data. For runtime reliability management, the ANN stress model estimates maximum stress around each route. The researchers tested three ANN types: standard, hand-crafted feature extraction, and CNN. This is because the ANN stress model can use numerous ANN architectures.

The new runtime stress estimate method is tested with three ANN stress models with different layer configurations. In real time, reliability increase allows the novel approach to estimate key stress data quickly and accurately [27]. To process, manufacture, and perform with microelectronic devices, 3D integration technologies must overcome many challenges. Recent advanced reliability research [26] focus on via failure analysis and fault discovery, which are difficult.

Because voids and connection failure during manufacture influence vias [28] reliability, extended testing and human judgement are required. Due to the increased demand for vias in 3D IC, reliability analysis and failure prediction have gained focus. The study uses CNN-based machine learning and 3D X-ray tomographic images to evaluate interconnects non-destructively. Training with a reliable library of non-destructive 3D X-ray tomographic images [26] allows the AI to quickly identify and predict interconnect operational problems with 89.9% accuracy.

References

1. Andry, P.S.; Tsang, C.; Sprogis, E.; Patel, C.; Wright, S.L.; Webb, B.C.; Buchwalter, L.P.; Manzer, D.; Horton, R.; Polastre, R.; et al. A CMOS-compatible process for fabricating electrical through-vias in silicon. In *56th Electronic Components and Technology Conference 2006*, 2006; 7 p-.
2. Knickerbocker, J.U.; Andry, P.S.; Dang, B.; Horton, R.R.; Patel, C.S.; Polastre, R.J.; Sakuma, K.; Sprogis, E.S.; Tsang, C.K.; Webb, B.C.; et al. 3D silicon integration. In *2008 58th Electronic Components and Technology Conference*, 2008; pp 538–543.
3. Chausse, P.; Bouchoucha, M.; Henry, D.; Sillon, N.; Chapelon, L.L. Polymer filling of medium density through silicon via for 3D-packaging. In *2009 11th Electronics Packaging Technology Conference*, 2009; pp 790–794.
4. Jung, M.; Mitra, J.; Pan, D.Z.; Lim, S.K. TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* **2012**, *31*, 1194–1207, doi:10.1109/TCAD.2012.2188400.
5. Huang, C.; Chen, Q.; Wang, Z. Air-Gap Through-Silicon Vias. *IEEE Electron Device Letters* **2013**, *34*, 441–443, doi:10.1109/LED.2013.2239601.
6. K Jonnalagadda. Reliability of via-in-pad structures in mechanical cycling fatigue. *Microelectronics Reliability* **2002**, *42*, 253–258, doi:10.1016/S0026-2714(01)00136-6.
7. OGUNJIMI, A.O.; MACGREGOR, S.; Pecht, M.G.; EVANS, J.W. THE EFFECT OF MANUFACTURING AND DESIGN PROCESS VARIABILITIES ON THE FATIGUE LIFE OF THE HIGH DENSITY INTERCONNECT VIAS. *Journal of Electronics Manufacturing* **1995**, *05*, 111–119, doi:10.1142/S0960313195000141.
8. Ramakrishna, G.; Fuhan Liu; Sitaraman, S.K. Role of dielectric material and geometry on the thermo-mechanical reliability of microvias. In *52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345)*, 2002; pp 439–445.
9. Hong Wang, T.; Lai, Y.-S. Stress analysis for fracturing potential of blind via in a build-up substrate. *Circuit World* **2006**, *32*, 39–44, doi:10.1108/03056120610642897.
10. Ning, Y.; Azarian, M.H.; Pecht, M. Effects of Voiding on Thermomechanical Reliability of Copper-Filled Microvias: Modeling and Simulation. *IEEE Transactions on Device and Materials Reliability* **2015**, *15*, 500–510, doi:10.1109/TDMR.2015.2476823.
11. Lu, K.H.; Ryu, S.-K.; Zhao, Q.; Zhang, X.; Im, J.; Huang, R.; Ho, P.S. Thermal stress induced delamination of through silicon vias in 3-D interconnects. In *2010 Proceedings 60th Electronic Components and Technology Conference (ECTC)*, 2010; pp 40–45.
12. N Ranganathan; K Prasad; N Balasubramanian; K L Pey. A study of thermo-mechanical stress and its impact on through-silicon vias. *Journal of Micromechanics and Microengineering* **2008**, *18*, 75018, doi:10.1088/0960-1317/18/7/075018.
13. Singulani, A.P.; Ceric, H.; Filipovic, L.; Langer, E. Impact of bosch scallops dimensions on stress of an open through Silicon Via technology. In *2013 14th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE)*, 2013; pp 1–6.
14. Jedec Solid State Technology Association. Failure Mechanisms and Models for Semiconductor Devices: JEDEC JEP122H.
15. C. Cassidy; J. Teva; J. Kraft; F. Schrank. Through Silicon Via (TSV) defect investigations using lateral emission microscopy. *Microelectronics Reliability* **2010**, *50*, 1413–1416, doi:10.1016/j.microrel.2010.07.116.
16. Lado Filipovic; Anderson Pires Singulani; Frederic Roger; Sara Carniello; Siegfried Selberherr. Intrinsic stress analysis of tungsten-lined open TSVs. *Microelectronics Reliability* **2015**, *55*, 1843–1848, doi:10.1016/j.microrel.2015.06.014.
17. Zhiqiang Cheng; Yingtao Ding; Lei Xiao; Baoyan Yang; Zhiming Chen. Study on atomic migration of copper through-silicon-vias with Bosch scallops. *Microelectronics Reliability* **2021**, *123*, 114178, doi:10.1016/j.microrel.2021.114178.
18. Zhiqiang Cheng; Yingtao Ding; Lei Xiao; Xinghua Wang; Zhiming Chen. Comparative evaluations on scallop-induced electric-thermo-mechanical reliability of through-silicon-vias. *Microelectronics Reliability* **2019**, *103*, 113512, doi:10.1016/j.microrel.2019.113512.
19. Fellner, K.; Antretter, T.; Fuchs, P.F.; Tao, Q. Numerical simulation of the electrical performance of printed circuit boards under cyclic thermal loads. *Microelectronics Reliability* **2016**, *62*, 148–155, doi:10.1016/j.microrel.2016.03.034.
20. Gschwandl, M.; Fuchs, P.; Fellner, K.; Antretter, T.; Krivec, T.; Qi, T. Finite element analysis of arbitrarily complex electronic devices. In *2016 IEEE 18th Electronics Packaging Technology Conference (EPTC)*, 2016; pp 497–500.
21. Naumann, F.; Brand, S. Numerical prototyping and defect evaluation of scanning acoustic microscopy for advanced failure diagnostics. In *2016 17th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE)*, 2016; pp 1–7.
22. Zengxiang Wang; Xiaojuan Liu; Zhenzhi He; Lei Su; Xiangning Lu. Intelligent detection of flip chip with the scanning acoustic microscopy and the general regression neural network. *Microelectronic Engineering* **2019**, *217*, 111127, doi:10.1016/j.mee.2019.111127.
23. Derek Bradley; Gerhard Roth. Adaptive Thresholding using the Integral Image. *Journal of Graphics Tools* **2007**, *12*, 13–21, doi:10.1080/2151237X.2007.10129236.
24. Paulachan, P.; Siegert, J.; Wiesler, I.; Brunner, R. An end-to-end convolutional neural network for automated failure localisation and characterisation of 3D interconnects. *Sci. Rep.* **2023**, *13*, 9376, doi:10.1038/s41598-023-35048-0.
25. Ralf Kohler. A segmentation system based on thresholding. *Computer Graphics and Image Processing* **1981**, *15*, 319–338, doi:10.1016/S0146-664X(81)80015-9.
26. E. Grünwald; J. Rosc; R. Hammer; P. Czurratis; M. Koch; J. Kraft; F. Schrank; R. Brunner. Automated failure analysis of tungsten coated TSVs via scanning acoustic microscopy. *Microelectronics Reliability* **2016**, *64*, 370–374, doi:10.1016/j.microrel.2016.07.075.
27. Wang, H.; Xiao, T.; Huang, D.; Zhang, L.; Zhang, C.; Tang, H.; Yuan, Y. Runtime Stress Estimation for Three-Dimensional IC Reliability Management Using Artificial Neural Network. *ACM Trans. Des. Autom. Electron. Syst.* **2019**, *24*, doi:10.1145/3363185.
28. Khan, A.; Sohail, A.; Zahoor, U.; Qureshi, A.S. A survey of the recent architectures of deep convolutional neural networks. *Artificial Intelligence Review* **2020**, *53*, 5455–5516, doi:10.1007/s10462-020-09825-6.

2.2 DC4 Towards a Digital Twin Concept for Power Electronics

The fundamental concept of creating a Digital Twin to study a physical object goes back to the 1960s when NASA developed the first digital twin model for testing rescue missions of Apollo 13 in space. In the literature, numerous definitions of the digital twin exist. One of the most intriguing definitions was put forth by NASA's scientists in 2012 in the field of aerospace engineering: "A Digital Twin is an integrated multiphysics, multiscale, probabilistic simulation of an as-built vehicle or system that utilizes the best available physical models, sensor updates, fleet history, etc., to mirror the life of its corresponding flying twin"[1]. Initially, a digital twin model was defined as a three-dimensional model consisting of a physical space, a virtual space, and the connections between them [2]. However, Tao et al [3] proposed a five-dimensional digital twin, which includes a physical space, a virtual space, an updating engine, a predicting engine, and an optimization engine. With continuous development in the field of digital twins, the application of digital twins has expanded to cover more areas every day; for instance, it now includes aerospace engineering, workshop production, electronic engineering, ship automobiles, construction, logistics, and other fields [4].

In the field of the electronic industry, the utilization of digital twins is recommended for the reliability analysis of various devices. For example, Adam Talen et al[5] created a 5D digital twin model of a Li-ion battery to predict its ideal retirement time. Similarly, in [6], it is proposed as a potent tool for diagnosing and prognosticating the health of light-emitting diodes, serving as the connection between the physical space and the virtual space to enhance the accuracy of health monitoring systems.

2.2.1 Semiconductor power devices

Today, most automation and control systems require more flexible energy conversion systems to control voltage, current, frequency, phase changes, and other parameters. In this context, power electronic devices represent the most advanced technology for conserving electrical energy with high flexibility and efficiency. The control of this conversion is integrated into power electronics converter devices, which consist of active components (such as semiconductors), passive components (like capacitors, transformers, inductors), and a control unit (including signal converters, DSPs, sensors, etc.). When designing a power converter, an essential aspect to consider is thermal considerations, including device losses, cooling, and the maximum operating temperature, which determine the physical limits of the converter design. When devices operate within their electrical safe operation area (SOA), conduction and switching losses become the dominant factors contributing to device losses. Moreover, to select the power semiconductor as the core of power converter devices, factors like its switching power and maximum switching frequency are crucial. Currently, several device structures have been developed, each offering specific advantages. Figure 4 illustrates the practical application range of each type of silicon device in classical power converters (rectifiers and hard-switching power converters) [7].




Figure 4: Operation range of silicon power semiconductor devices [7]

2.2.2 Digital twin modelling of power devices

Reliability analysis of power electronic components has posed a significant challenge since their initial deployment. Sh. Yang et al [8] conducted a comprehensive and extensive survey by sending questionnaires to various experts, inquiring about the reliability requirements of power electronic applications. The feedback they received indicated that in over 70% of the responses, the failure of power semiconductors was a prevalent issue, with capacitors being identified as the second cause of failure in power converters in 46% of the responses. Hence, the implementation of a monitoring system is imperative to prevent unforeseen failures. However, condition monitoring, through the application of measurement devices, is a well-established methodology for assessing semiconductors. As an illustrative example, in [9], an aging test was conducted on three Insulated Gate Bipolar Transistors (IGBT) manufactured by three different companies (IR Electronics, Fuji, IXYS). This test employed a thermoelectrical degradation process to evaluate the impact of manufacturing uncertainties on the lifetime of these devices. To facilitate this test and for monitoring purposes, they employed highly accurate measurement devices and integrated designed circuits to monitor various variables of the IGBT, including case temperature, gate current, gate voltage, collector current, and collector-emitter voltage, with distinct sampling windows. Their results demonstrate the reliability of these methods. However, it's important to note that when discussing monitoring, it involves the continuous acquisition of measurements over time. Consequently, there is a risk that not only may the added measurement devices or sensors degrade over time, but also introducing new circuits and components into the primary design may prove challenging. An example of such devices can be found in [10], where an advanced testbed has been developed for simultaneously monitoring the on-state resistance and case temperature of multiple discrete power MOSFETs under cyclic electro-thermal tests. Similar examples of the application of these methods can be found in the literature. To address this issue, the use of the digital twin model can provide a solution. Depending on the type of problem and the physical model there are different methodologies for creating a digital twin, as explained in [11]. In this context, two of the most commonly applied methods in the area of power electronics have been elaborated in detail and the problem of uncertainty in these models is discussed.

Physics-based digital twinning

The most critical aspect of creating a digital twin is the modelling of the physical space. The physics-based modelling method involves modelling the real world based on physics concepts. As an example of this concept, Y. Peng et al [12] introduced a non-invasive methodology for creating

a digital twin model to simulate DC-DC power converters without the need for additional devices in the circuit. In their research, they developed a digital twin of a buck converter and estimated its parameters using the Particle Swarm Optimization algorithm (PSO). Furthermore, they added a few components to the model to simplify the differential equations (sampling circuit and DSP).




Figure 5: Digital twin algorithm and the results [12]

In this method, the PSO algorithm is employed to compute the parameters of the digital twin model, including L, C, and R, by minimizing an objective function (Figure 5-a). To validate their approach, they conducted experimental tests. It can be observed from Figure 5-b that after 50 iterations, the objective function was minimized, and the model's parameters stabilized. Several similar studies in this field exist. For example, in [13], they utilized MATLAB Simulink to solve the model's equations. In [14], NI LabVIEW was used to solve the equations of a DC-DC Boost converter, and in both cases, PSO was applied to estimate parameters. Furthermore, in [15], the Genetic Algorithm (GA) optimization method was used instead of PSO, and it was demonstrated that the application of GA led to a faster minimization of the objective function (more similar works in [16,17,18,19,20,21]). Model-based approaches can also be valuable for constructing a digital twin model aimed at analysing the thermal performance of power semiconductors. B. Rodrigues et al [22,23] introduced a method for creating a thermal digital twin of power devices. In their approach, they utilize a simplified Lumped Parameter Thermal Network (LMPTN) to model the thermal profile of the component, and they've enhanced the model's capability to predict the thermal parameters of the device by employing the Kalman filter. However, these methods require the use of a few thermal sensors (also refer to [24], where PSO is employed to estimate the parameters of a Cauer model).

Additionally, the Finite Element Method (FEM) is another method for physics-based modelling. S. Race et al [25] introduced a methodology for optimizing the design of the board test for characterizing power electronic switching cells. They modelled the switching cells using the mixed-mode simulation methodology as explained in [26,27], and they redesigned the measurement board based on engineering judgment to minimize the error between the output of the Double Pulse Test (DPT) applied in FEM and the real element.




Figure 6: Type B: before the change, Type C after the change [25]

Similar to the aforementioned research, in [28], the physical element was substituted with a high-accuracy Finite Element Model (FEM). This model was employed to estimate the parameters of both the circuit model and thermal model (Cauer model) of a digital twin of a DC-DC boost converter.

Machine Learning (ML)-based digital twin modelling.

In recent years, the application of Artificial Intelligence (AI) in various research domains, including the reliability analysis of microelectronic devices, has increased. A comprehensive review of the application of these methods can be found in [29], where six different ML models, including Artificial Neural Network (ANN), Recurrent Neural Network (RNN), Support Vector Regression (SVR), Kernel Ridge Regression (KRR), K-Nearest Neighbour (KNN), and Random Forest (RF), were trained using data generated by a Finite Element Model (FEM) to lifetime prediction of five different test vehicles' Wafer Level Packaging (WLP). They used the thickness of the silicon chip, stress buffer layer, upper pad diameter, and lower pad diameter as inputs for their model, and they simulated various thermal loading conditions. This data was used to create an ML model for predicting the reliability life cycle. The results indicate that the ANN method achieves better accuracy than the others, although the computational cost is higher than that of the other methods.

Furthermore, ML methods can be applied for fault classification in power electronics, as demonstrated in [30], where an ANN model is trained for fault classification in the time domain, aided by the Discrete Wavelet Transformation (DWT) methodology for feature extraction. In a similar study, H. Krishnamoorthy et al[31] utilized MATLAB Simulink to simulate a boost converter and employed this simulation to generate the necessary data for training an ML model to estimate the time domain response of the load voltage. To achieve a high level of accuracy in estimating the current ripple, they utilized the Bayesian Regularized ANN (BR-ANN) model to address the issue of overfitting. Furthermore, although their results demonstrate the strong performance of BR-ANN in terms of tracking the peak overshoot, settling time, and the steady average value of power converters under various conditions, they also recommend using RF to accurately capture the steady-state ripple.

In all of the cases mentioned so far, static data has been used to train the model, meaning that the output remains fixed at any instant for fixed sets of input. Nevertheless, a digital twin must be general enough to capture all potential operating modes and conditions to which the physical twin will be subjected. On the other hand, collecting enough data from the real operational conditions of the device can be challenging. For instance, in the research presented in [32] for monitoring a power converter in a wind turbine application, it took two and a half years to collect enough reliable data. Although, one solution could be the application of Physics-Informed Machine Learning

(PIML), results in [33] indicate that elements highly affected by operational conditions like temperature, current, etc., may exhibit a high level of variation since these factors may not be applied in the physical model of the device.

To address this limitation, A. Wunderlich et al [34] present a method for creating a digital twin of power converters through the application of a dynamic ANN called Nonlinear Auto Regression Exogenous ANN (NARX-ANN). It contains memory blocks that enable it to replicate systems of differential equations, specifically the nonlinear state equations of a power converter. They utilized this method to establish a link between the input voltage and duty cycle of the input load and the inductor current and capacitor voltage of a boost converter.




Figure 7: NARX-ANN algorithm and the results [34]

The model is implemented in MATLAB, and a network is trained with a dataset comprising a combination of large amplitude chirp signals, low-frequency sinusoids, step functions, and white noise. As shown in Figure 7, the results demonstrate the excellent performance of NARX-ANN in predicting both steady-state solutions and a wide range of transient conditions and wideband perturbations.

2.2.3 Uncertainty quantification in digital twins

As previously mentioned, a digital twin is a probabilistic simulation of the physical element. This probabilistic nature arises from various sources of uncertainty, including EMI, thermal effects, component tolerances, manufacturing defects, fluctuating loads, and others. M. Milton et al [35] introduced a method for creating a probabilistic digital twin using the Polynomial Chaos Expansion (PCE) probabilistic modelling approach. Their work employs a simplified PCE not only to calculate the parameters of the equivalent circuit (such as the calculation of L, C, and R in a buck converter) but also to estimate their associated uncertainty. Through an iterative procedure, the expected output value of the digital twin (e.g., current or voltage) and its mean absolute deviation, are compared to the output of the physical system. Abnormality in the physical element is defined when the measured value falls outside a defined threshold range, defined as the mean expected value plus and minus the mean absolute deviation.

In another study, in [36], the Bayesian optimization approach was utilized to determine the best subsequent samples for identifying the parameters of the circuit model of a buck converter, with the goal of minimizing the discrepancy between the output of the digital twin and the real model (e.g., inductance current and output voltage). They compared their proposed method with PSO and demonstrated that in their approach, the objective function can be minimized more rapidly (see also [37,38,39]).

2.2.4 Conclusion

As mentioned earlier, a digital twin is a virtual real-time representation of a physical element. However, as it is well-stated that "in principle, all the simulation results are wrong unless one can prove that they are right", various methods have been suggested to enhance the accuracy of the virtual model, as seen in [12], [25] or [34]. However, in the proposed methods in [12], after any change in the physical model, the parameters of the twin need to be updated again to minimize the objective function. In the method proposed in [25], it is evident that the modelling itself is complex, and updating it in iterations would be time-consuming; therefore, these two methods are not real-time digital models. Furthermore, although the method proposed in [34] predicts the time-domain response of the device, it is not able to detect and classify abnormalities in the model's output. Hence, the development of a new real-time digital twin model with the ability to classify faults in the device based on the detection of abnormal performance is recommended in this study.

References

- [1] Glaessgen, E., & Stargel, D. (2012, April). The digital twin paradigm for future NASA and US Air Force vehicles. In 53rd AIAA/ASME/ASCE/AHS/ASC structures, structural dynamics and materials conference 20th AIAA/ASME/AHS adaptive structures conference 14th AIAA (p. 1818).
- [2] Grieves, M. (2014). Digital twin: manufacturing excellence through virtual factory replication. White paper, 1(2014), 1-7.
- [3] Tao, F., Zhang, H., Liu, A., & Nee, A. Y. (2018). Digital twin in industry: State-of-the-art. *IEEE Transactions on industrial informatics*, 15(4), 2405-2415.
- [4] Fu, Y., Huang, Y., Hou, F., & Li, K. (2022, May). A brief review of digital twin in electric power industry. In 2022 IEEE 5th International Electrical and Energy Conference (CIEEC) (pp. 2314-2318). IEEE.
- [5] Thelen, A., Zhang, X., Fink, O., Lu, Y., Ghosh, S., Youn, B. D., ... & Hu, Z. (2023). A comprehensive review of digital twin—part 2: roles of uncertainty quantification and optimization, a battery digital twin, and perspectives. *Structural and multidisciplinary optimization*, 66(1), 1.
- [6] Ibrahim, M. S., Fan, J., Yung, W. K., Prisacaru, A., van Driel, W., Fan, X., & Zhang, G. (2020). Machine learning and digital twin-driven diagnostics and prognostics of light-emitting diodes. *Laser & Photonics Reviews*, 14(12), 2000254.
- [7] Lutz, J., Schlangenotto, H., Scheuermann, U., & De Doncker, R. (2011). Semiconductor power devices. *Physics, characteristics, reliability*, 2.
- [8] Yang, S., Bryant, A., Mawby, P., Xiang, D., Ran, L., & Tavner, P. (2011). An industry-based survey of reliability in power electronic converters. *IEEE transactions on Industry Applications*, 47(3), 1441-1451.
- [9] Yang, S., Bryant, A., Mawby, P., Xiang, D., Ran, L., & Tavner, P. (2011). An industry-based survey of reliability in power electronic converters. *IEEE transactions on Industry Applications*, 47(3), 1441-1451.

- [10] Dusmez, S., & Akin, B. (2015, May). An accelerated thermal aging platform to monitor fault precursor on-state resistance. In 2015 IEEE International Electric Machines & Drives Conference (IEMDC) (pp. 1352-1358). IEEE.
- [11] Thelen, A., Zhang, X., Fink, O., Lu, Y., Ghosh, S., Youn, B. D., ... & Hu, Z. (2022). A comprehensive review of digital twin—part 1: modelling and twinning enabling technologies. *Structural and Multidisciplinary Optimization*, 65(12), 354.
- [12] Peng, Y., Zhao, S., & Wang, H. (2020). A digital twin based estimation method for health indicators of DC–DC converters. *IEEE Transactions on Power Electronics*, 36(2), 2105-2118.
- [13] Liu, Y., Chen, G., Liu, Y., Mo, L., & Qing, X. (2021, October). Condition monitoring of power electronics converters based on digital twin. In 2021 IEEE 3rd International Conference on Circuits and Systems (ICCS) (pp. 190-195). IEEE.
- [14] Di Nezio, G., Di Benedetto, M., Lidozzi, A., & Solero, L. (2022, October). Digital Twin based Real-Time Analysis of DC-DC Boost Converters. In 2022 IEEE Energy Conversion Congress and Exposition (ECCE) (pp. 1-7). IEEE.
- [15] Mirza, A. B., Choksi, K., Vala, S. S., Radha, K. M., Chinthavali, M. S., & Luo, F. (2022, September). Cognitive insights into metaheuristic digital twin based health monitoring of dc-dc converters. In 2022 24th European Conference on Power Electronics and Applications (EPE'22 ECCE Europe) (pp. 1-7). IEEE.
- [16] Rajendran, S., Devi, V. K., & Diaz, M. (2022, May). Digital twin based identification of degradation parameters of DC-DC converters using an Arithmetic Optimization Algorithm. In 2022 3rd International Conference for Emerging Technology (INCET) (pp. 1-5). IEEE.
- [17] Gong, Y., Tian, Y., Wen, C., Luo, H., Li, C., & Li, W. (2022, November). Digital Twin Based Condition Monitoring for High Power Converters. In 2022 IEEE International Power Electronics and Application Conference and Exposition (PEAC) (pp. 892-897). IEEE.
- [18] Painuly, M., Rajendran, S., & Jena, D. (2023, April). Condition Monitoring of Submodule Capacitors in Modular Multilevel Converter Using Digital Twin. In 2023 International Conference on Power, Instrumentation, Control and Computing (PICCC) (pp. 1-7). IEEE.
- [19] Wu, Q., Wang, W., Wang, Q., Xiao, L., & Hu, B. (2022, March). Digital twin approach for degradation parameters identification of a single-phase DC-AC inverter. In 2022 IEEE Applied Power Electronics Conference and Exposition (APEC) (pp. 1725-1730). IEEE.
- [20] Zhang, S., Song, W., Cao, H., Tang, T., & Zou, Y. (2023). A Digital Twin Based Health Status Monitoring Method for Single-Phase PWM Rectifiers. *IEEE Transactions on Power Electronics*.
- [21] Di Nezio, G., Di Benedetto, M., Lidozzi, A., & Solero, L. (2023, June). 3-Phase Boost Rectifier Condition Health Monitoring based on Digital Twin Technique. In 2023 International Conference on Clean Electrical Power (ICCEP) (pp. 752-757). IEEE.
- [22] Rodríguez, B., Sanjurjo, E., Tranchero, M., Romano, C., & González, F. (2021). Thermal parameter and state estimation for digital twins of e-powertrain components. *IEEE Access*, 9, 97384-97400.
- [23] Rodríguez, B., González, F., Naya, M. Á., & Cuadrado, J. (2020). Assessment of methods for the real-time simulation of electronic and thermal circuits. *Energies*, 13(6), 1354.
- [24] Kuprat, J., Pascal, Y., & Liserre, M. (2022, September). Real-Time thermal characterization of power semiconductors using a PSO-based digital twin approach. In 2022 24th European Conference on Power Electronics and Applications (EPE'22 ECCE Europe) (pp. P-1). IEEE.
- [25] Race, S., Nagel, M., Kovacevic-Badstuebner, I., Ziemann, T., & Grossner, U. (2022, May). Towards digital twins for the optimization of power electronic switching cells with discrete SiC power MOSFETs. In PCIM Europe 2022; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management (pp. 1-8). VDE.
- [26] Tsbizov, A., Kovačević-Badstübner, I., Kakarla, B., & Grossner, U. (2019). Accurate Temperature Estimation of SiC Power mosfet s Under Extreme Operating Conditions. *IEEE Transactions on Power Electronics*, 35(2), 1855-1865.
- [27] Popescu, D., & Treiber, M. (2019, May). Broadband TCAD mixed-mode simulation framework for predictive modelling of fast dynamic switching events. In 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD) (pp. 327-330). IEEE.
- [28] Van Cappellen, L., Deckers, M., Alavi, O., Daenen, M., & Driesen, J. (2022, September). A Real-time Physics Based Digital Twin for Online MOSFET Condition Monitoring in PV Converter Applications. In 2022 28th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC) (pp. 1-4). IEEE.
- [29] Panigrahy, S. K., Tseng, Y. C., Lai, B. R., & Chiang, K. N. (2021). An overview of AI-Assisted design-on-Simulation technology for reliability life prediction of advanced packaging. *Materials*, 14(18), 5342.
- [30] Kurukuru, V. B., Haque, A., Kumar, R., Khan, M. A., & Tripathy, A. K. (2020, December). Machine learning based fault classification approach for power electronic converters. In 2020 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES) (pp. 1-6). IEEE.
- [31] Krishnamoorthy, H. S., & Aayer, T. N. (2019, September). Machine learning based modelling of power electronic converters. In 2019 IEEE Energy Conversion Congress and Exposition (ECCE) (pp. 666-672). IEEE.
- [32] Brunko, A., Holzke, W., Groke, H., Orlik, B., & Kaminski, N. (2019, September). Model-based condition monitoring of power semiconductor devices in wind turbines. In 2019 21st European Conference on Power Electronics and Applications (EPE'19 ECCE Europe) (pp. P-1). IEEE.

- [33] Brunko, A., Holzke, W., Groke, H., Orlik, B., & Kaminski, N. (2019, September). Model-based condition monitoring of power semiconductor devices in wind turbines. In 2019 21st European Conference on Power Electronics and Applications (EPE'19 ECCE Europe) (pp. P-1). IEEE.
- [34] Wunderlich, A., & Santi, E. (2021, June). Digital twin models of power electronic converters using dynamic neural networks. In 2021 IEEE Applied Power Electronics Conference and Exposition (APEC) (pp. 2369-2376). IEEE.
- [35] Milton, M., De La O, C., Ginn, H. L., & Benigni, A. (2020). Controller-embeddable probabilistic real-time digital twins for power electronic converter diagnostics. *IEEE Transactions on Power Electronics*, 35(9), 9850-9864.
- [36] Chen, S., Wang, S., Wen, P., & Zhao, S. (2021, June). Digital twin for degradation parameters identification of dc-dc converters based on bayesian optimization. In 2021 IEEE International Conference on Prognostics and Health Management (ICPHM) (pp. 1-9). IEEE.
- [37] Mulinka, P., Sahoo, S., Kalalas, C., & Nardelli, P. H. (2022, October). Optimizing a Digital Twin for Fault Diagnosis in Grid Connected Inverters-A Bayesian Approach. In 2022 IEEE Energy Conversion Congress and Exposition (ECCE) (pp. 1-6). IEEE.
- [38] Solomakha, O., Baron, K. M., & Kalfass, I. (2023, May). Digital Twin Approach for Accurate System-Level Simulation of Wide-Bandgap Power-Semiconductors using Temperature Dependent Parameters. In PCIM Europe 2023; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management (pp. 1-6). VDE.
- [39] Xia, Q., Yue, J., Chen, J., Cui, Z., & Lyu, F. (2023). A digital twin based reliability assessment of Superbuck converters. *Measurement Science and Technology*, 34(9), 095008.

2.3 DC6 Reliability of IC packages under small loading conditions

2.3.1 Introduction

IC Packaging is a kind of protective shielding for semiconductor chips. This protective layer not only provides a shield to components but also protects it from any environmental and mechanical stress. It also helps to develop electrical connections with the external circuits [1]. For thermal management [2], IC packaging dissipates heat generated during operations. IC packaging plays a vital role in making circuits compact known as the miniaturization of ICs. Customization can also be done in accordance with specific requirements.

Understanding of failure modes are very pivotal for ensuring the reliability of electronic equipment and devices. If the possible failures are recognized earlier that will help in improvements in design optimizations that will result in higher product quality. If the failures are addressed actively then the risk of any product malfunction and product costs are reduced significantly. If the failure modes are analysed carefully and the appropriate countermeasures are taken with the time that will enhance the product quality for customer satisfaction [3].

The review is carried out on IC Packaging to evaluate its design and performance. The evaluation includes its capabilities of being electrical, thermal and suitability for various applications. It involves different pros and cons and advancements in the field. The review structure is based on highlighting significance of IC Packaging and its behaviour under the loading conditions.

2.3.2 Types of IC Packaging and Materials

There are various types of IC Packaging can be seen in the Figure 8 [4]. A dual inline package (DIP) is one of the immediate package types it is categorized by two parallel rows of pins for a through-hole mounting on a PCB. A Quad flat package (QFP) is the square body of pins on all four sides, it optimizes space on the PCB. A ball grid array (BGA) is like an array of solder balls for electrical connections by enhancing electrical and thermal performances. Chip scale package (CSP) is a very compact package itself. CSP is an Ideal for miniaturized devices. Package types like Small Integrated Circuits (SOIC) and Thin Small Outline Packages (TSOP) are used to cater to industrial needs with the consideration of factors like size, power, and thermal dissipation [5]–[8].

The packaging material also has a substantial value with respect to heat dissipation, dependability, and the electrical performance of the IC. This includes the choice of materials used for inside the packaging such as solder alloys, substrate, underfill compound, and die attach materials because they have the key impact on semiconductors performance regarding thermal management, inside electrical connection, and mechanical integrity. That is why an appropriate selection of materials is highly concern, which can give you surety for the product's long life and operational strength [5].




Figure 8 History of IC Packages [4]

2.3.3 Failure Modes Associated with IC Packaging

These five fundamental failure modes are the basis for all other observed failure conditions. These modes provide the framework for comprehending and dealing with different types of failures. These five modes of failure identification and classification help us better assess and reduce possible risks [9]. In order to create successful prevention and resolution strategies, it is imperative to comprehend the underlying causes of failure.

- Thermal-related failure modes (e.g., thermal fatigue, thermal overload).
- Mechanical-related failure modes (e.g., mechanical shock, bending, vibration).
- Environmental factors (e.g., moisture and humidity, chemical contamination).
- Voltage and ESD-related stress and failures.
- Electromigration and electrical failures.

Thermal-Related Failure Modes

Electronic device malfunctions related to heat stress arise when a disproportionate amount of heat negatively impacts the dependability and efficiency of individual parts. Thermal overstress, which occurs when semiconductors have been subjected to excessive temperatures for an extended period of time and surpass their designated operating limits, is a common thermal-related failure that can result in permanent damage or decreased efficiency [10].

Thermal cycling is yet another issue. This occurs when there are frequent changes in temperature, which puts mechanical stress and fatigue on solder joints and packaging materials in particular. Eventually, this leads to cracks and electrical discontinuities that can be seen in Figure 9 [9].

Electromigration, the process where metal atoms relocate through pathways of conductivity to create open circuits or shorts, can also be accelerated by overheating. Efficient thermal layout, dissipating heat approaches, and tracking of temperature are crucial factors to take into account when designing and producing electronic systems in order to reduce thermal-related failures.




Figure 9 (a) Solder Fatigue, (b) Cracks on Substrate

Mechanical-Related Failure Modes

Mechanical-related failure modes encompass a range of potential issues, including mechanical shock, bending, and vibration. Mechanical shock is the most common one which occurs due to mishandling or during the transportation of the device which results in package crack, wire bond failure, and fractures in solder joints. These fatigues can easily cause the device to malfunction. Bending stress [11], which can cause mechanical cripple, and delamination inside the package, can be brought on by PCB bending or inappropriate installation.

Vibration, which is experienced in a variety of applications, can lead to structural fatigue, which can cause package degradation over time, loose connections, and poor electrical performance. To

reduce these mechanical-based failure modes and ensure the resilience of semiconductor devices, rugged package design, and cautious carrying are necessary [12].

Environmental-Related Failure Modes

The failure modes of IC packages are significantly influenced by environmental variables. The package may become moist or humid, which can lead to electrical short circuits, oxidation, corrosion, and other problems. Additionally, package materials may deteriorate due to chemical contamination from exposure to pollutants or reactive substances, which could result in fatigue cracks and debilitated electrical connections. It is essential to secure IC packages from these atmospheric conditions through appropriate seal-off, and conformal coatings, in compliance with industrial benchmarks.

Voltage and ESD-Related Stress and Failure Modes

For integrated circuit (IC) packages, voltage and stress caused by electrostatic discharge (ESD) are the main sources of worry. Excessive voltage conditions, whether brought on by power surges or precipitous spikes, can cause gate oxide damage, dielectric breakdown, and even irreversible device breakdown. The small components within the IC packages are also at risk from ESD events, which are characterized by quick and high-voltage discharges. These voltage discharges have a substantial negative impact on the functioning and dependability of ICs, including gate oxide breakdown and damage to the junction. To protect IC packages from voltage and ESD-related failures and preserve their working reliability, effective ESD protection arrangements, such as semiconductor diode and applicable layout models, are mandatory.

Electromigration and Electrical Failures Modes

Electromigration and electrical failures also challenge the IC packages with respect to their reliability. High current density-driven electromigration can gradually displace material within conductive paths, increasing resistance, changing electrical properties, and potentially causing open or short circuits. The efficiency and long-term constancy of ICs can also be distressed by electrical failures like dielectric breakdown, and gate oxide damage [13]. To address these problems, ensure the stable performance of semiconductor devices and prevent electrical deterioration in the long run, careful material picking, accurate manufacturing methods, and cautious voltage control are vital.

Competing Failure Modes

Competing failure modes describe the state in which multiple failure modes interact with one another within a system or component, possibly impacting or speeding up the occurrence of each other. Stated in various ways, competing failure modes entail the interaction or interdependence of various failure mechanisms [14]. Further clarification on the competing modes has been presented by Gerald et al [15]. The test was conducted in strain control at a higher temperature via a nickel alloy material. Recorded are two separate failure sites. It can be seen that surface-initiated failures are observed at high stress levels, whereas internal and surface-initiated failures coexist at intermediate stresses and internal initiated failures predominate at lower stress levels.




Figure 10 Fatigue fracture surface demonstrating competing surface and internal initiation sites [10]

2.3.4 Mitigation and Reliability Enhancement Strategies

There are four encompassing strategies that are required to reduce risks and improve the reliability of integrated circuit packages which are listed below:

- The first one is to strengthen the design constraints such as solid ESD safety, efficient heat dissipation method, and improved Layouts are necessary [16].
- Second, depends on the selection of materials such as top-quality die electrics, appropriate substrate, and dependable solder alloys perform key aspects.
- Third is the testing and qualification procedures which adapt accelerated life testing (ALT) consisting of temperature cycling and humidity testing [17], and failure analysis techniques like x-ray analysis for finding the initial cause of breakdown.
- The fourth one is the reliability engineering techniques namely, the design of experiments (DOE), Weibull assessment, and quality function deployment (QFD). DOE makes it possible to systematically enhance and authenticate the design parameters. Weibull technique is used to assist in failure rate forecasting and design flaw detection. However, QFD coordinates in upgrading the design features with customer requirements.

Semiconductor companies can enhance the quality of IC packages while minimizing failure modes through the implementation of these approaches and standard procedures, which will ultimately result in the delivery of reliable and long-lasting electronic components and devices to the consumer.

2.3.5 Conclusion

In this review, we examined at the most significant strategies and techniques for reducing risks and improving IC (integrated circuit) package reliability. In a technological environment that is constantly changing to satisfy the high reliability needs of contemporary applications and sectors, the awareness and control of competing failure modes become crucial to ensuring the continued advancement of semiconductor technology.

References

- [1] R. R. Tummala, "Packaging: Past, Present and Future."
- [2] P. & M. T. Society. H. & R. J. C. Components and Institute of Electrical and Electronics Engineers, 2015 IEEE 21st International Symposium for Design and Technology in Electronic Packaging (SIITME): 22-25 October 2015, Brasov, Romania : IEEE Xplore compliant proceedings.
- [3] W. Workman, "Microelectronics and Reliability Pergamon Press," 1968.

- [4] "EPS-Strategic-Plan-BoG-Version_FINAL_VERSION_NEW_FOI_Feb_2020".
- [5] "Failure Modes and Mechanisms in Electronic Packages." [Online]. Available: <http://www.thomson.com/chaphalVelecteng.htmlfor>
- [6] S. Mulgaonker, B. Chambers, M. Mahalingam, G. Ganesan, V. Hause, and H. Berg, "Thermal Performance Limits of the QFP Family," 1994.
- [7] C. T. Peng, C. M. Liu, J. C. Lin, H. C. Cheng, and K. N. Chiang, "Reliability analysis and design for the fine-pitch flip chip BGA packaging," *IEEE Transactions on Components and Packaging Technologies*, vol. 27, no. 4, pp. 684–693, Dec. 2004, doi: 10.1109/TCAPT.2004.838867.
- [8] J. Simon, "Future Waferlevel CSP Packaging."
- [9] A. Abuelnaga, M. Narimani, and A. S. Bahman, "A review on IGBT module failure modes and lifetime testing," *IEEE Access*, vol. 9. Institute of Electrical and Electronics Engineers Inc., pp. 9643–9663, 2021. doi: 10.1109/ACCESS.2021.3049738.
- [10] M. Pecht, P. Lall, and E. B. Hakim, "The influence of temperature on integrated circuit failure mechanisms," *Qual Reliab Eng Int*, vol. 8, no. 3, pp. 167–176, 1992, doi: 10.1002/qre.4680080304.
- [11] S. K. W. Seah, E. H. Wong, Y. W. Mai, R. Rajoo, and C. T. Lim, "High-speed bend test method and failure prediction for drop impact reliability," *Proceedings - Electronic Components and Technology Conference*, vol. 2006, pp. 1003–1008, 2006, doi: 10.1109/ECTC.2006.1645776.
- [12] F. X. Che and J. H. L. Pang, "Vibration reliability test and finite element analysis for flip chip solder joints," *Microelectronics Reliability*, vol. 49, no. 7, pp. 754–760, 2009, doi: 10.1016/j.microrel.2009.03.022.
- [13] P. S. Ho, K. D. Lee, E. T. Ogawa, X. Lu, and H. Matsushashi, "Electromigration reliability of Cu interconnects and the impact of low-k dielectrics," *Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA*, vol. 2003-January, pp. 59–62, 2003, doi: 10.1109/IPFA.2003.1222739.
- [14] Y. K. Son, "Reliability prediction of engineering systems with competing failure modes due to component degradation," *Journal of Mechanical Science and Technology*, vol. 25, no. 7, pp. 1717–1725, Jul. 2011, doi: 10.1007/s12206-011-0415-y.
- [15] G. T. Cashman, "A review of Competing Modes fatigue behavior," *Int J Fatigue*, vol. 32, no. 3, pp. 492–496, Mar. 2010, doi: 10.1016/j.ijfatigue.2009.04.018.
- [16] J. P. Franey and D. M. Sutton, "Static intercept* technology: A new packaging platform for corrosion and ESD protection," *Bell Labs Tech J*, vol. 11, no. 3, pp. 137–146, Sep. 2006, doi: 10.1002/bltj.20184.
- [17] E. Suhir, "Accelerated life testing (ALT) in microelectronics and photonics: Its role, attributes, challenges, pitfalls, and interaction with qualification tests," *Journal of Electronic Packaging, Transactions of the ASME*, vol. 124, no. 3, pp. 281–291, 2002, doi: 10.1115/1.1486470.

2.4 DC10 Microstructure Informed Modelling and AI for Reliability Predictions

2.4.1 Introduction

The assurance of reliability performance of solder joints is an important consideration in electronic packaging and comprehending the factors that affect it is essential for the design and performance of electronic devices. For solder joints, degradation and failure due to thermal fatigue as a result of thermally induced stresses caused by the coefficient of thermal expansion (CTE) difference of the materials in the assembly (CTE mismatch phenomenon) is the main challenge. The principal causes of failure are the alternating strains and stresses resulting from thermal expansion mismatches. This review also investigates the influence of solder joint geometry, with a particular focus on the significance of factors such as form, standoff height, and the use of various techniques such as stacked solder and double bump technology.

The flexible printed circuit board (FPCB) is known for its unique characteristics, such as its ability to withstand vibrations, enhanced flexibility, and reduced thickness. These characteristics are crucial for achieving miniaturisation and replacing rigid boards. The key factors that determine the dependability of solder junctions are their form and standoff height.

The review also examines various inelastic (visco-plastic) material models, such as the Norton-Hoff, Perzyna, Chaboche, Bodner-Partom, Anand, and Johnson-Cook models. The need of employing thermo-mechanical damage modelling at microstructure level, for example using crystal plasticity model, for Sn-based Pb-free solders is underscored, taking into account aspects such as heat activation and back stresses.

2.4.2 Solder joints shapes

Alternating strains and stresses generated by the mismatch in the coefficient of thermal expansion of the electronics component/assembly materials are the main causes of failure in solder joint interconnections. Several aspects have been identified to be affecting the solder joint reliability, such as solder joint shape, board material, chip size, interface metallurgy, and underfill and substrate materials. The distinctive properties of the flexible printed circuit board (FPCB) include vibration resistance, increased flexibility, and decreased board thickness. That because of its small weight and flexibility, FPCB is essential in miniaturisation of electronics products and replacement of rigid boards (RPCB). The primary determinant of solder joint reliability is the shape and standoff height of the solder joint geometry. Various methodologies have been documented in the literature to enhance the standoff height and regulate the configuration of solder bump connections. These include stacked solder, double bump technology, stretched solder, ceramic column grid array, and the second-reflow-process approach. The stacked solder approach employs the utilisation of bump-limiting metal pads to facilitate the separation of solder bumps at various levels through a sequential stacking procedure. The double bump technology refers to the deliberate and controlled overlaying of two molten solder bumps on the surfaces of two components, resulting in the formation of a connection that is practically cylindrical in shape. The utilisation of a mechanical standoff was employed in this methodology to regulate the ultimate distance between packages and printed circuit board (PCB). One method for achieving a cost-effective stretch solder joint is by stretching the solder joint to provide an hourglass shape and increased standoff height. Solders with an hourglass form exhibited the lowest plastic strain and demonstrated enhanced dependability when subjected to thermal cycling. Among solder joints with a fixed solder volume and pad size, it was observed that the hourglass-shaped solder joint exhibited the highest standoff height, while the column and barrel shaped solder joints followed suit in descending order.

2.4.3 Various Solder Joints geometry

The geometric characteristics of the solder joints are quantified using two dimensionless factors, namely the aspect ratio (AR) and the form factor (SF) [1]. These parameters are mathematically defined as follows:

$$\text{Aspect Ratio (AR)} = \frac{H}{D} \tag{1}$$

$$\text{Shape Factor (SF)} = \frac{M}{D} \tag{2}$$

In this context, H represents the vertical distance between the solder joint and the surface it is attached to. D denotes the diameter of the pad, while M refers to the diameter at the midpoint of the solder joint. The term "SF" is commonly used to refer to the solder joint's profile as shown in Figure 11.




Figure 11: Barrel Shape Solder Joint with Specifications.

Volume of barrel shaped solder joint (V_T) is given by

$$V_T = \frac{\pi H}{12} (2M^2 + D^2) \tag{3}$$

Then the value of H for the remaining geometries are determined by applying the truncated ellipsoid model as indicated in Eq. (4) and these geometries are represented in Figure 12.

$$H = \frac{15 V_T}{\pi(2M^2 + MD + 0.75D^2)} \tag{4}$$

	Barrel	Column	Hourglass 1	Hourglass 2	Hourglass 3
Solder joint geometry					

Figure 12 Various Solder Joint Geometries with Specifications [2]

2.4.4 Accumulated inelastic strain

In thermo-mechanical analysis of solder joints using finite element method, the thermal fatigue damage is commonly evaluated using the inelastic (visco-plastic, creep) strain or strain energy density accumulated over a temperature cycle with a stabilised hysteresis loop. For a component assembled on a printed circuit board, the distance of the joint from the neutral point of the package is one factor that dictates the level of damage under temperature cycling. In the case of RPCB, the joints of ball grid array components with critical functional performance are commonly located at the inner rows, as shown in Figure 13, because these joints, being closer to the neutral point of the package, are less prone to the effects of the CTE miss-match stressing. In FPCB, the damage susceptibility of joints, location-wise, vary and is also impacted by the shape of the joints. Increasing the aspect ratio causes the crack locations in solder joints on RPCB to move from the chip-solder interface to the midpoint of the solder joint.




Figure 13 Typical locations of Critically Affected Solder Joints on FPCB and RPCB [2]

2.4.5 Crystal plasticity model for Visco-plastic Mechanical behaviour

Electronic products undergo temperature cycling caused by power and environmental cycling throughout their operation. Thermal cycling creates thermo-mechanical stress in solder junctions due to the varying coefficients of thermal expansion (CTEs) among the packaging materials. Solder joints are also exposed to external impact forces, such as vibrations and shocks. The solder joints in electronic packaging materials are the most susceptible to failure due to the low strength of these materials. Thermal fatigue of solder connections occurs when thermal stress causes the solder joint to distort and accumulate permanent damage, leading to a failure mode in the form of crack that can be at either the package or at the substrate side of the joint. Hence, the study of thermo-mechanical fatigue (TMF) in solder alloys has gained significance in the process of optimising the design of solder joint interconnections [3].

Neu [4] examined the stress-strain hysteresis behaviour of 96Sn-4Ag and Castin (96.2Sn-2.5Ag-0.8Cu-0.5Sb) solder when subjected to thermo-mechanical coupling between 218 and 398 K. Similarly, research was also carried out on the increasing strain evolution behaviour of SAC305 solder under thermo-mechanical coupling between 333 and 373 K.

The primary constituent of Pb-free solder based on Sn is β -Sn, which possesses a body-centred tetragonal (BCT) structure with several slip systems and an orthotropic elastic constant and coefficient of thermal expansion (CTE) [5]. A typical solder junction often consists of a small number of big grains that have comparable orientations. The differences in properties between these crystals are more noticeable. Hence, it is imperative to examine the anisotropy through the lens of crystallography, specifically with the crystal plasticity approach. Nevertheless, there is a

scarcity of research on the anisotropy of solder when subjected to thermo-mechanical coupled loading.

There are two distinct types of thermo-mechanical crystal plasticity models available for metals and alloys. One type of analysis, suitable for material processing or uniaxial deformation, does not take into account the response of the cyclic stress-strain hysteresis loop [6]. The other type of analysis considers TMF and predicts the response of the stress-strain hysteresis loop [7]. However, there are only a limited number of thermo-mechanical crystal plasticity models that are appropriate for Sn-based Pb-free solders subjected to thermo-mechanical coupled loading. Dislocation density-based models have numerous parameters and are challenging to determine, while phenomenological models have a smaller number of parameters and possess comparable physical importance. Hence, it is necessary to create a thermo-mechanical crystal plasticity model for Sn-based Pb-free solders, taking into account the thermal activation, short-range and long-range back stresses of the macroscopic phenomenological unified creep-plasticity (UCP) model, thermo-mechanical crystal plasticity model needs to be formulated for Sn-based Pb-free solders [8].

The crystal plasticity models mentioned above are categorised and outlined in Table 1 based on their classification as either phenomenological or physical models, their incorporation of dislocation density, inclusion of thermal activation terms, and provision of definitions for back stress.

Table 1 Summary of the uses and types of some thermo-mechanical crystal plasticity models.

Author	Application Processing	TMF	Model Type	Physical	Thermal Activation	Back Stresses
Borkowski 2021 [9]	√			√	√	
Dong 2022 [10]		√	√			√
Dong 2016[7]		√		√	√	√
Meier 2014 [11]	√		√			
Ozturk 2016 [12]	√			√	√	√
Shenoy 2005 [13]		√	√		√	√

Note: In the rightmost two columns, the sign √ denotes the presence of this item

Different type of inelastic material models for reliability

1) The Norton-Hoff Model:

This model integrates both elastic and viscous constituents to highlight the time-dependent distortion of materials. It is commonly employed for forecasting creep behaviour.

2) The Perzyna Model:

The Perzyna model is renowned for its capacity to encompass the consequences of both elastic and inelastic deformations. It is commonly used to examine the visco-plastic properties of materials subjected to complex loading circumstances.

In the Perzyna model the evolution of the viscoplastic strain rate is defined as (Perzyna, 1966)

$$\dot{\epsilon}^{vp} = \frac{\langle \phi(f) \rangle}{\eta} \mathbf{m}, \quad (5)$$

with η the viscosity parameter, ϕ the overstress function that depends on the rate-independent yield surface $f(\sigma, \Phi)$, and \mathbf{m} given by equation .

$$\dot{\lambda} = \frac{\langle \phi(f) \rangle}{\eta}, \quad (6)$$

where " $\langle \cdot \rangle$ " are the McCauley brackets, such that

$$\langle \phi(f) \rangle = \begin{cases} \phi(f) & \text{if } \phi(f) \geq 0, \\ 0 & \text{if } \phi(f) < 0. \end{cases}$$

The overstress function ϕ must fulfill the following conditions:

$$\begin{aligned} \phi(f) & \text{ is continuous in } [0, \infty), \\ \phi(f) & \text{ is convex in } [0, \infty), \\ \phi(0) & = 0, \end{aligned}$$

3) The Chaboche Model:

The Chaboche model is an expanded version of the Norton-Hoff model that is commonly employed for situations involving repeated loading. This model incorporates both isotropic and kinematic hardening and is utilised in the analysis of fatigue.

Chaboche model is described below

$$d\alpha = \sum d\alpha_i, \quad d\alpha_i = \frac{2}{3} B_i d\varepsilon^p - \gamma_i \alpha_i \sqrt{\frac{2}{3}} d\varepsilon^p d\varepsilon^p, \quad i = 1, 2, 3 \quad (7)$$

4) The Bodner-Partom Model:

This model is utilised for forecasting the creep and relaxation characteristics of metallic materials. This study takes into account the impacts of dislocation climb and glide in the process of deformation.

- 1) The Bodner-Partom (B-P) material model applied in simulations is based on three fundamental relationships :

The plastic flow rule relates the inelastic strain rate $\dot{\varepsilon}_{ij}^{(ie)}$ with the deviatoric stress using the plastic multiplier .

$$\dot{\varepsilon}_{ij}^{(ie)} = \lambda s_{ij} \quad (8)$$

where s_{ij} is deviatoric stress tensor (Eq. 10)

$$s_{ij} = \sigma_{ij} - \frac{1}{3} \sigma_{kk} \delta_{ij} \quad (9)$$

where δ_{ij} is Kronecker delta function.

- 2) The kinetic equation relates the plastic multiplier with the stress invariants using internal state variables.
- 3) The evolution law defines the changes of the internal state variables (\dot{Z}^I and $\dot{\beta}_{ij}$).

5) Anand Model:

Solder exhibits visco-plasticity. Anand model is developed to integrate a visco-plastic constitutive relationship. The solder joint is considered as isotropic in the overall model, neglecting the influence of anisotropy produced by crystal orientations. The deformation resistance, which represents the time-independent plastic strain and time-dependent creep strain inside the material, is the only internal variable in the Anand model. It describes the features of material strain softening or hardening, temperature dependency, strain rate dependence. The Anand model is derived for experimental datasets of stress-strain curves obtained at different strain loading rates and at different temperatures. The model has nine constants which are determined by best fitting of the model prediction to the experimental data. The model is among the most widely used by the electronics packaging and assembly modelling community.

The constitutive equation of the Anand model is as follows:

$$\sigma = c s, \quad c < 1, \quad (10)$$

Where c is a function of strain rate and temperature

$$c = \frac{1}{\xi} \sinh^{-1} \left\{ \left[\frac{\dot{\epsilon}_p}{A_0} \exp \left(\frac{Q}{R_0 T} \right) \right]^{m_0} \right\}. \quad (11)$$

The flow law and strengthening law equations are

$$\begin{aligned} \dot{\epsilon}_p &= A_0 \exp \left(-\frac{Q}{R_0 T} \right) \left[\sinh \left(\xi \frac{\sigma}{s} \right) \right]^{m_0}, \\ \dot{s} &= \left[h_{0,a} \left(1 - \frac{s}{s^*} \right)^a \operatorname{sign} \left(1 - \frac{s}{s^*} \right) \right] \dot{\epsilon}_p, \quad a > 1, \\ s^* &= \hat{s} \left[\frac{\dot{\epsilon}_p}{A_0} \exp \left(\frac{Q}{R_0 T} \right) \right]^{n_0}, \end{aligned} \quad (12)$$

Where A_0 (Pre-exponential factor), Q (activation energy), R_0 (gas constant), ξ (Stress multiplier), m_0 , s^* (Saturation value of deformation resistance), n_0 (Strain rate sensitive parameter of deformation resistance), $h_{0,a}$ (Hardening/softening constant), a (softening constants), and \hat{s} (Initial value of deformation resistance) are Anand constitutive model parameters.

6) The Johnson-Cook Model:

The Johnson-Cook model, initially designed for high-temperature scenarios, is also employed to simulate the visco-plastic response of materials experiencing significant strain rates.

Using the Johnson-Cook model, the flow stress can be expressed as:

$$\sigma = \underbrace{(A + B \epsilon^n)}_{\text{Elasto-Plastic term}} \underbrace{\left[1 + C \ln \left(\frac{\dot{\epsilon}}{\dot{\epsilon}_0} \right) \right]}_{\text{Viscosity term}} \underbrace{\left[1 - \left(\frac{T - T_{\text{room}}}{T_{\text{melt}} - T_{\text{room}}} \right)^m \right]}_{\text{Thermal softening term}} \quad (13)$$

7) Visco-plasticity Model with Unified Formulation:

Several scholars provide integrated models that seek to encompass a broad spectrum of material behaviours under different loading conditions. These models aim to offer a thorough depiction of visco-plasticity.

Microstructure of solder joints

The microstructure of solder joints pertains to the intricate organization and properties of the solder substance on a microscopic scale. This includes characteristics such as the dispersion of intermetallic compounds (IMCs), the arrangement of grains, and any alterations arising from particular treatments or procedures. An essential aspect in comprehending the characteristics of the solder connection, such as its strength, dependability, and resistance to elements like temperature and mechanical stress, is the examination of its microstructure.

Various researches have been performed to investigate the microstructure of solder joints. Figure 14 illustrates solder joints subjected to different durations of ultrasonic treatment. The thickness of

the Cu₆Sn₅ intermetallic compound (IMC) layer first lowers, becomes more uniform after 10 seconds of treatment, and subsequently thickens due to excessive treatment, leading to a decrease in mechanical properties [14].




Figure 14 Microstructure at solder joint with ultrasonic treatment, (a) 0 s, (b) 1 s, (c) 5 s, (d) 10 s, (e) 15 s, (f) 30 s; (g-h) EDS analysis results.[14]

2.4.6 Common model assumptions

Finite element models of PBGA packages assembled on PCBs allow for the macro-scale analysis of solder joints, predicting the location of the most stressed joint, the level of damage and the damage interface within the joint. These models require having certain assumptions to simplify the calculation process and improve computational efficiency. These are as following:

- 1) The device is free from any process defects.
- 2) The residue stresses and strains resulting from device manufacturing should not be considered in this study.
- 3) All of the materials are linked together as perfect connections with de-bonding or any other issues ignored.
- 4) The electronic packaging devices dissipate heat very fast while the temperature undergoes slow variations resulting to quick conduction that can almost be considered a uniform temperature. For small balls in particular, the thermal transfer is quick with a minimal gradation of temperature. In light of that, it is made into a uniform temperature field disregarding the gradient of temperature.

2.4.7 Further research areas to cover in literature review

Under the DC10 project, literature review will be expanded in the following areas:

- 1) Thermo-mechanical fatigue in solder joints.
- 2) Comprehensive and methodical experimental investigation, specifically focusing on the temperature and strain phase, strain amplitude, and thermal cycle temperature range for solder.
- 3) Anisotropy in Sn-based Pb-free solder.

References

- [1] S. Lim, R. Rajoo, E. Wong, and W. Hnin, "Reliability performance of stretch solder interconnections," in *2006 Thirty-First IEEE/CPMT International Electronics Manufacturing Technology Symposium*, 2006, pp. 43-49.
- [2] C.-S. Lau, M. Abdullah, M. A. Mujeebu, and N. Yusop, "Finite element analysis on the effect of solder joint geometry for the reliability of ball grid array assembly with flexible and rigid PCBs," *Journal of Engineering Science and Technology*, vol. 9, pp. 47-63, 2014.
- [3] R. J. Coyle, K. Sweatman, and B. Arfaei, "Thermal fatigue evaluation of Pb-free solder joints: results, lessons learned, and future trends," *Jom*, vol. 67, pp. 2394-2415, 2015.
- [4] R. Neu, D. Scott, and M. Woodmansee, "Thermomechanical behavior of 96Sn-4Ag and Castin Alloy," *J. Electron. Packag.*, vol. 123, pp. 238-246, 2001.
- [5] B. Zhou, T. R. Bieler, T.-K. Lee, and K.-C. Liu, "Methodology for analyzing slip behavior in ball grid array lead-free solder joints after simple shear," *Journal of electronic materials*, vol. 38, pp. 2702-2711, 2009.
- [6] A. Siddiq and T. El Sayed, "A thermomechanical crystal plasticity constitutive model for ultrasonic consolidation," *Computational Materials Science*, vol. 51, pp. 241-251, 2012.
- [7] D.-F. Li, R. A. Barrett, P. E. O'Donoghue, C. J. Hyde, N. P. O'Dowd, and S. B. Leen, "Micromechanical finite element modelling of thermo-mechanical fatigue for P91 steels," *International Journal of Fatigue*, vol. 87, pp. 192-202, 2016.
- [8] D. L. McDowell, "A nonlinear kinematic hardening theory for cyclic thermoplasticity and thermoviscoplasticity," *International Journal of Plasticity*, vol. 8, pp. 695-728, 1992.
- [9] L. Borkowski, M. Anahid, A. Staroselsky, and W. Hu, "Microstructure-sensitive large-deformation model for thermomechanical processing simulations," *International Journal of Solids and Structures*, vol. 230, p. 111161, 2021.
- [10] Y. Dong, Y. Zhu, F. Wu, and C. Yu, "A dual-scale elasto-viscoplastic constitutive model of metallic materials to describe thermo-mechanically coupled monotonic and cyclic deformations," *International Journal of Mechanical Sciences*, vol. 224, p. 107332, 2022.
- [11] F. Meier, C. Schwarz, and E. Werner, "Crystal-plasticity based thermo-mechanical modeling of Al-components in integrated circuits," *Computational materials science*, vol. 94, pp. 122-131, 2014.
- [12] D. Ozturk, A. Shahba, and S. Ghosh, "Crystal plasticity FE study of the effect of thermo-mechanical loading on fatigue crack nucleation in titanium alloys," *Fatigue & Fracture of Engineering Materials & Structures*, vol. 39, pp. 752-769, 2016.
- [13] M. Shenoy, A. Gordon, D. McDowell, and R. Neu, "Thermomechanical fatigue behavior of a directionally solidified Ni-base superalloy," 2005.
- [14] X. Hu, H. Xu, W. Chen, and X. Jiang, "Effects of ultrasonic treatment on mechanical properties and microstructure evolution of the Cu/SAC305 solder joints," *Journal of Manufacturing Processes*, vol. 64, pp. 648-654, 2021.

2.5 DC12 AI-assisted design of high-performance and high-reliability probe technologies for EWS applications

Wafer probe test plays a crucial role to distinguish the good dies from the remaining defected dies on the wafers via the probe card as the testing signal interface between the tester and the integrated circuits on the fabricated wafers. Unexpected probe card failures that happen during the testing process will affect testing quality and reduce overall equipment efficiency and productivity. In practice, the engineers rely on domain knowledge and the process of trial and error for fault diagnosis and troubleshooting [1]. However, as the IC device features are continuously shrinking with an increasing number and density of the bond pads of the circuits on the wafer, fault diagnosis and troubleshooting for probe card have become complicated and time-consuming. To fill the gap, this study aims to develop an artificial intelligence assisted framework that integrates rough set theory and domain knowledge to derive effective decision rules to enhance the decision quality and efficiency for advanced quality control and smart manufacturing. The proposed framework can shorten fault diagnosis procedure and enhance productivity, while enhancing probing test integrity to reduce both the producer risk and customer risk. The developed solution will be implemented in real setting.

2.5.1 Probe Card Testing

Semiconductor products have become one of the most important components of various supply chains that leading countries have reemphasized the importance of semiconductor manufacturing (Chien et al., 2020b). Indeed, driven by Moore's Law (Moore, 1965) that the number of transistors fabricated on a wafer will be doubled every 12 or 24 months, semiconductor industry has continuously migrated the technologies to shrink the feature size of the integrated circuit (IC). Thus, semiconductor industry is highly capital intensive, with complex and lengthy manufacturing process. In order to meet customer requirements and maintain competitive advantage, continuous yield enhancement for overall wafer effectiveness is critical for the semiconductor manufacturing companies (Chien & Hsu, 2014; Chien et al., 2013a, 2020a). In particular, wafer probe test plays a crucial role to distinguish the good dies from the remaining defected dies on each of the fabricated wafers that can reduce both the producer risk and customer risk via effective probing test. However, as the IC device features are continuously shrinking via technology migration, the fabrication processes as well as IC testing are increasingly complicated.

Semiconductor manufacturing consists of two phases for IC testing including circuit probing conducted on each fabricated wafer for sorting and final testing performed on the packaged IC (Hsu & Chien, 2007). The functionality and design specifications of each die can then be ensured by conducting IC testing. IC probe card is a crucial component as the signal interface between the tester and the tested wafers to detect failures against the designed electrical specification such as current, voltage, leakage, trigger and other functional speed as illustrated in Figure 15. To obtain reliable test results, the probe card that is characterized by a set of mechanical and electrical parameters should match with the tester and the devices to be tested such as device size and shape, the number of bond pads, and signal characteristics. Advanced quality control (AQC) is critical for yield enhancement in advance among the suppliers of semiconductor supply chain for virtual vertical integration to address the increasing challenges for maintaining technology migration for IC shrinkage (Chien et al., 2020a). Since probe card quality will affect the sensitivity and specificity of testing outcomes, it is important to enhance advanced quality control of the probe cards to ensure data integrity of IC probe testing results.




Figure 15: IC probe card and wafer probing test

In order to ensure IC quality and save packaging cost, semiconductor testing is an important process that involves the entire semiconductor supply chain. To ensure the produced wafers meet specifications, IC testing is performed to distinguish the good products from the defected ones. Each die on the fabricated wafer will be probing tested by the probe card of the tester to filter electrically dysfunctional dies. The testing results are shown as the wafer bin maps with spatial defect patterns for further diagnosis and yield enhancement (Chien et al., 2013b).

Probe card that serves as the mechanical and electrical signal interface between the wafer and testing equipment is a critical component of the wafer testing system, since probe card quality strongly influences IC yield rate. Misjudgement of specifications is not allowed, a stable and reliable contact interface is needed, and therefore high reliability of probe card is required in wafer testing. Figure 16 on the next page, illustrates the testing procedure for probe card.




Figure 16: Probe card testing procedure

2.5.2 Rough Set Theory

RST is a data mining methodology to discover hidden patterns and derive useful decision rules under the incomplete or insufficient information (Pawlak, 1982). Different from conventional approaches, RST does not need to make the assumptions about the independence of variables and normality of data distribution (Chien et al., 2016). Furthermore, RST can deal with incomplete information for the present problem, while the “IF–THEN” rules derived by RST can provide simple and explainable information for the decision makers. Thus, RST is particularly suitable to support the engineers who should employ a series of steps to predict probe card parameters.

A number of studies have applied RST in various domains such as semiconductor manufacturing (Kusiak, 2001), printed circuit board manufacturing (Tseng et al., 2004), decision rule mining for machining method chains (Wang et al., 2022), and product feature design (Chien et al., 2014, 2016; Wu et al., 2020). In particular, Kusiak (2001) introduced rough set theory and data mining to extract effective decision rules from data sets for making predictions in the semiconductor industry. Chien et al. (2016) developed a data-driven framework based on RST to effectively extract product visual aesthetics and identify useful design concepts for product design. Wu et al. (2020) integrated rough set theory and information entropy to develop a knowledge recommender to enhance knowledge acquisition and reuse for new product development. Wang et al. (2022) developed a decomposition-reorganization approach for mining decision rules for machining method chains based RST.

Furthermore, RST has been applied for prediction in various areas including power system (Muralidharan & Sugumaran, 2013; Peng et al., 2004, 2017; Shen et al., 2000), medical diagnosis (Jothi & Inbarani, 2016), and image classification (Hassanien et al., 2009). Shen et al. (2000) applied RST in diagnosing the valve fault prediction for diesel engine and proposed a method suitable for discretizing the frequency and time domain attributes. Peng et al. (2004) used RST as a data mining tool for predicting fault diagnosis on distribution feeder, that useful patterns and rules are derived for faulty equipment diagnosis and fault location. Muralidharan and Sugumaran (2013) presented a rough set based rule generation and fuzzy classification of wavelet features for fault diagnosis of monoblock centrifugal pump. Peng et al. (2017) applied RST in fault diagnosis of

different cable fault types by rejecting interference signals and recognizing partial discharge signals from different sources, and results showed that the proposed method have higher accuracy than SVM and Back-propagation Neural Network. Jothi and Inbarani (2016) presented a hybrid tolerance rough set and firefly based approach to classify MRI brain tumor image, that can select imperative features of brain tumor. Hassanien et al. (2009) presents a review of rough set and near set applications in medical imaging such as image segmentation, object extraction and image classification, while hybrid approaches including neural networks, particle swarm optimization, SVM, and fuzzy sets are discussed. Extensive review including extensions, theory and applications of RST can also be found, for example, in the research by Zhang et al. (2016). However, little research has been done in applying RST for probe card troubleshooting.

2.5.3 Structure Influence Relationship

In real settings, troubleshooting actions and procedures are different according to different product types and testing conditions. Based on domain knowledge, the influence relationship for probe card troubleshooting processes is structured. Due to the difficulty of collecting on-site testing data, engineers often diagnose the fault cases using the abnormal situation data and product information available. Thus, the abnormality situation and product information are two main factors that influence probe card testing. Experienced domain experts have their own AI models for frequently occurring abnormal situations, but the expert knowledge is not recorded, leading to difficulty of experience sharing and knowledge management. Therefore, this study intends on standardizing the prediction of parameters procedure and derives useful decision rules from multiple attributes.

Data preparation process will include data collection, data inspection and cleaning, data transformation and partition to ensure the data is in good quality and can be effectively analysed (Lee & Chien, 2022). First, three types of data will be collected based on domain knowledge, including abnormality data, product data and troubleshooting solution data from historical probe card fault cases.

- Abnormality data: The abnormality data will include the abnormal situation of the probe card and on-site testing fail items of the fault cases.
- Product data: The product data is the basic information related to each probe card, including product type, design house for the tested wafer, customer and tester type.
- Solution data: The troubleshooting solutions for the fault cases are regarded as the solution data. The solution data will contain the solution codes and its effectiveness of solving the abnormal situation.

Second, consistency and completeness of the data is checked by correcting errors, removing noise and deleting incomplete objects. Third, the data will be transformed into analytical form with condition and outcome attributes. Fourth, the collected data will be partitioned into training dataset (k%) and testing dataset (100-k%), where the decision rules will be derived from the training dataset and the testing dataset.

2.5.4 Conclusion

Focusing on realistic needs, so far, it can be concluded that an AI based framework that integrates RST and domain knowledge to systematically derive decision rules from incomplete information including the abnormal situations and product information to suggest prioritized solutions for probe card troubleshooting is the need of the hour. Indeed, probe card that serves as the testing signal interface between the tester and wafer is an indispensable component to ensure the integrity of IC testing that is increasing challenging owing to the shrinking IC feature sizes. The possible main contribution and novelty of this research can be summarized as follows: Firstly, domain knowledge and troubleshooting know-how will be effectively incorporated for defining the condition attributes for developing an AI model and validating the derived rules. Secondly, an empirical study will be conducted for validation in a leading probe card manufacturer, in which the results have shown

practical viability of the proposed approach. Indeed, the reducts and the rules derived by this AI model can provide effective suggestions for the engineers to shorten the troubleshooting time and reduce the equipment downtime. Thirdly, this validated solution will be embedded in the digital decision system that is implemented in real settings. The probe card manufacturers can effectively employ this proposed solution to integrate domain knowledge and troubleshooting experience that can reduce the loss of core know-how.

References

- [1] Chien, C.-F., & Chen, L. (2007). Using rough set theory to recruit and retain high-potential talents for semiconductor manufacturing. *IEEE Transactions on Semiconductor Manufacturing*, 20(4), 528–541.
- [2] Chien, C.-F., Chen, Y.-H., & Lo, M.-F. (2020a). Advanced quality control of silicon wafer specifications for yield enhancement for smart manufacturing. *IEEE Transactions on Semiconductor Manufacturing*, 33(4), 569–577.
- [3] Chien, C.-F., & Hsu, C.-Y. (2011). UNISON analysis to model and reduce step-and-scan overlay errors for semiconductor manufacturing. *Journal of Intelligent Manufacturing*, 22(3), 399–412.
- [4] Chien, C.-F., & Hsu, C.-Y. (2014). Data mining for optimizing IC feature designs to enhance overall wafer effectiveness. *IEEE Transactions on Semiconductor Manufacturing*, 27(1), 71–82.
- [5] Chien, C.-F., Hsu, C.-Y., & Chang, K.-H. (2013a). Overall wafer effectiveness (OWE): A novel industry standard for semiconductor ecosystem as a whole. *Computers & Industrial Engineering*, 65(1), 117–127.
- [5] Chien, C.-F., Hsu, C.-Y., & Chen, P.-N. (2013b). Semiconductor fault detection and classification for yield enhancement and manufacturing intelligence. *Flexible Services and Manufacturing Journal*, 25(3), 367–388.
- [6] Chien, C.-F., Hsu, S.-C., & Chen, Y.-J. (2013c). A system for online detection and classification of wafer bin map defect patterns for manufacturing intelligence. *International Journal of Production Research*, 51(8), 2324–2338.
- [7] Chien, C.-F., Kerh, R., Lin, K.-Y., & Yu, A.P.-I. (2016). Data-driven innovation to capture user-experience product design: An empirical study for notebook visual aesthetics design. *Computers & Industrial Engineering*, 99, 162–173.
- [8] Chien, C.-F., Lin, K.-Y., & Yu, A.P.-I. (2014). User-experience of tablet operating system: An experimental investigation of Windows 8, iOS 6, and Android 4.2. *Computers & Industrial Engineering*, 73, 75–84.
- [9] Biebl, F.; Glawar, R.; Jalali, A.; Ansari, F.; Haslhofer, B.; de Boer, P.; Sihn, W. A Conceptual Model to Enable Prescriptive Maintenance for Etching Equipment in Semiconductor Manufacturing. *Proc. CIRP 2020*, 88, 64–69.
- [10] Bui, P.-D.; Lee, C. Unified System Network Architecture: Flexible and Area-Efficient NoC Architecture with Multiple Ports and Cores. *Electronics 2020*, 9, 1316
- [11] Weber, A. Smart manufacturing in the semiconductor industry: An evolving nexus of business drivers, technologies, and standards. In *Smart Manufacturing*; Soroush, M., Baldea, M., Edgar, T.F., Eds.; Elsevier: Amsterdam, The Netherlands, 2020; Chapter 3; pp. 59–105. ISBN 978-0-12-820028-5
- [12] Hurtarte, J.S.; Wolsheimer, E.A.; Tafoya, L.M. Semiconductor Manufacturing Basics. In *Understanding Fabless IC Technology*; Newnes: Burlington, MA, USA, 2007; Chapter 4; pp. 41–45.
- [13] Khakifirooz, M.; Chien, C.F.; Chen, Y.-J. Bayesian Inference for Mining Semiconductor Manufacturing Big Data for Yield Enhancement and Smart Production to Empower Industry 4.0. *Appl. Soft Comput.* 2018, 68, 990–999.
- [14] Reis, M.S.; Gins, G. Industrial Process Monitoring in the Big Data/Industry 4.0 Era: From Detection, to Diagnosis, to Prognosis. *Processes* 2017, 5, 35.
- [15] Lin, Y.-C.; Yeh, C.-C.; Chen, W.-H.; Hsu, K.-Y. Implementation Criteria for Intelligent Systems in Motor Production Line Process Management. *Processes* 2020, 8, 537
- [16] Chen, T. Strengthening the Competitiveness and Sustainability of a Semiconductor Manufacturer with Cloud Manufacturing. *Sustainability* 2014, 6, 251–266
- [17] Lee, D.-H.; Yang, J.-K.; Lee, C.-H.; Kim, K.-J. A Data-Driven Approach to Selection of Critical Process Steps in the Semiconductor Manufacturing Process Considering Missing and Imbalanced Data. *J. Manuf. Syst.* 2019, 52, 146–156.
- [18] Hsu, C.-Y.; Chen, W.-J.; Chien, J.-C. Similarity Matching of Wafer Bin Maps for Manufacturing Intelligence to Empower Industry 3.5 for Semiconductor Manufacturing. *Comput. Ind. Eng.* 2020, 142, 106358

2.6 DC13: AI-assisted study and forecast of field performances of probe cards for EWS applications

Semiconductor manufacturing has become increasingly complex with the continual minimization of critical dimensions in accordance with Moore's Law. This has led to escalating intricacy and expenses associated with testing and packaging integrated circuits (ICs) [1]. Within the manufacturing process, probe cards fulfill an indispensable role in wafer probing by serving as the interface between the wafer under test and the automated test equipment (ATE). However, advances in semiconductor technology have amplified the complexity of probe card design, production, and troubleshooting. For instance, state-of-the-art probe cards may contain over 50,000 probe pins with pin pitches under $40\ \mu\text{m}$ [2]. An example of a cantilever probe card is shown in Figure 17. Unexpected probe card failures during wafer probing can significantly reduce overall equipment efficiency and customer satisfaction. Therefore, developing effective solutions to evaluate probe card performance is critical for manufacturers. This research aims to establish an assessment framework leveraging predictive data-driven modelling, and experimental validation to enable robust analysis of probe card field performance.




Figure 17: A probe card with cantilever pins [2].

Probe cards are a critical component used in testing semiconductor wafers (see Figure 18). They provide the electrical interface between the wafer under test and the automated test equipment. Probe cards contain an array of microscopic probe needles or "pins" that make physical and electrical contact with bonding pads on the dies on the wafer surface. State-of-the-art probe cards can contain over 50,000 probe pins with pin pitches under $40\ \mu\text{m}$. Different types of probe cards include vertical, cantilever, and MEMS designs (Figure 19).

During wafer testing, the probe card is positioned over the wafer under test. The wafer is then raised to contact the probe pins, allowing the ATE to perform tests by sending and receiving signals through the probe card pins. Probe cards must be precisely engineered to match the layout of each device under test.

By providing temporary electrical connections to the dies on the wafer, probe cards enable testing and verification of fabricated ICs before they are cut from the wafer and packaged. This helps identify defective dies early and avoid unnecessary packaging costs. The probe card is a consumable component that wears out over time and must be periodically inspected or replaced. Ensuring the reliability and performance of probe cards is therefore critical for semiconductor manufacturers.




Figure 18: Schematic of the wafer-level test [2].

In summary, probe cards allow pre-packaging testing of IC wafers through precision electrical contacts with the dies. As a consumable component, probe cards require robust solutions to monitor and evaluate their ongoing field performance.




Figure 19: Cantilever, Vertical and MEMS type of probe card. (SDA Technology Co., Ltd.)

This literature review examines prior academic research related to:

- 1- Probe card technology and the associated challenges in wafer probing
- 2- Approaches for IC testing and fault diagnosis
- 3- Assessment of probe card field performance

By synthesizing key studies in these areas, current knowledge gaps are identified and opportunities for further research are discussed.

2.6.1 Probe Card Technology and Wafer Probing Challenges

As outlined by [3], probe cards have become integral components within semiconductor test processes due to the persisting influence of Moore's Law and the corresponding minimization of IC dimensions. Consequently, wafer probing and testing have grown more intricate. They underscored several trends amplifying wafer probing complications, including escalating memory density, shrinking chip sizes, rising number of die per wafer, and decreasing pad pitch. These factors have also led to a rapid increase in the number of probe card pins and stringent requirements for contact precision.

Adding to this, [4] delineated that semiconductor IC testing encompasses wafer probe testing utilizing a probe card as well as final testing of the packaged IC. The probe card serves to identify electrical specification deviations among the ICs under test. [5] delved deeper into measurement challenges associated with highly integrated products and miniaturization trends. They highlighted issues with probe card cleanliness, flatness control, and probe pressure. Integrating Six Sigma and TRIZ methodologies was recommended to address these obstacles.

Furthermore, [1] cautioned that shrinking IC dimensions have amplified the complexity of manufacturing processes and testing. For probe cards in particular, fault diagnosis during wafer testing can be time-intensive, extending up to 30 days in some cases. This prolongs machine downtime and negatively impacts productivity. Accordingly, there is a need for more effective and efficient approaches to probe card troubleshooting and performance evaluation.

2.6.2 IC Testing and Fault Diagnosis

To enhance the accuracy and efficiency of IC testing, researchers have explored various AI and statistical techniques for diagnosing faults in semiconductor fabrication equipment:

[6] proposed combining modular neural networks with Dempster-Shafer theory to improve fault detection and classification capabilities. [7] developed an expert system grounded in Bayesian networks to advance semiconductor equipment fault diagnosis. Their approach also incorporated novel methods for refining probability assessments.

[8] applied Bayesian networks along with principal component analysis to diagnose faults in etching tools. [9] utilized support vector machines to detect abnormalities, extract fault signatures, and categorize issues. [1] recently revisited Bayesian networks to model connections between diagnostic variables, specifically for diagnosing probe card faults.

A recent study by [10] proposed using autoencoders and event log data to detect abnormal behaviour in automatic test equipment. They developed a practical methodology and demonstrated its effectiveness on real-world semiconductor data. The autoencoder approach provides a novel way to leverage event log data to identify anomalies in ATE operation. This could enhance early fault detection and reduce wafer test times.

While these studies demonstrate the potential of AI, statistical modelling, and data mining to enhance semiconductor fault diagnosis, there remain substantial gaps in research when it comes to data-driven assessment of probe card performance in the field.

2.6.3 Assessment of Probe Card Field Performance

Very few studies have concentrated specifically on evaluating probe card performance under real-world operating conditions:

[2] developed a micro-vision system using 20X magnification optics to inspect cantilever probe pins with approximately 5-10 μm tip diameters. Their approach aimed to improve analysis speed using continuous stage motion rather than stop-and-go imaging. However, motion blur and latency issues were barriers to precision inspection during motion. Shin adopted basic image restoration and real-time triggering to partially address these challenges. While valuable, their work was limited to simple deblurring and did not provide a complete framework for high-speed analysis.

[11] developed a neural network forecasting model fed by production, maintenance, and repair data to predict probe card lifetimes and determine optimal replacement timing. Their model provided a data-driven approach for managing inventory and consumable parts.

[12] conducted proof-of-concept experiments showing the promise of using neural networks to analyse health data from fabrication equipment and forecast maintenance needs. Still, more research is required to validate these techniques on actual manufacturing systems.

[13] proposed a data-driven framework integrating rough set theory and domain knowledge to improve decision-making for probe card troubleshooting. Their approach enhanced diagnosis efficiency and reduced risks.

[14] proposed a machine learning approach to distinguish between test-induced and fabrication-induced defects by analysing spatial patterns in wafer test data. Their method achieved over 97% accuracy on real wafer products.

Cheng et al. and Chien and Wu demonstrate valuable data-driven techniques for identifying probe card issues using wafer test data characteristics. Integrating these approaches with predictive modelling of probe card field performance could further bolster troubleshooting and quality control capabilities. However, comprehensive research combining multi-factor modelling, experimental validation, and leveraging operational data remains limited in current literature.

In summary, while progress has been made, there are still opportunities for impactful research contributions through developing an integrated AI/ML-based framework for probe card field performance assessment, validated by real-world data. The papers by Cheng et al. and Chien and Wu provide useful foundations in this direction.

2.6.4 Conclusion

Based on this review, probe cards are indispensable components in semiconductor wafer testing, but continual advances in process technology have radically increased the complexity of probe card design, troubleshooting, and performance evaluation. Prior research provides meaningful foundations in IC fault diagnosis and the potential of AI/ML techniques. However, focused research on predictive modelling and experimental validation of probe card field performance is scarce. Developing a robust data-driven assessment tool for probe card manufacturers would provide significant value to industry by improving product quality, reducing risks, and strengthening customer satisfaction. This highlights a prospective area for further research and contributions.

References:

- [1] W. Fu, C. F. Chien, and L. Tang, "Bayesian network for integrated circuit testing probe card fault diagnosis and troubleshooting to empower Industry 3.5 smart production and an empirical study," *J. Intell. Manuf.*, vol. 33, no. 3, pp. 785–798, Mar. 2022, doi: 10.1007/S10845-020-01680-0/METRICS.
- [2] B. Shin, "High-Speed Probe Card Analysis: Using Real-time Machine Vision and Image Restoration Technique," 2013.
- [3] C. F. Chien, Y. S. Lin, and S. K. Lin, "Deep reinforcement learning for selecting demand forecast models to empower Industry 3.5 and an empirical study for a semiconductor component distributor," *Int. J. Prod. Res.*, vol. 58, no. 9, pp. 2784–2804, May 2020, doi: 10.1080/00207543.2020.1733125.
- [4] S. C. Hsu and C. F. Chien, "Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing," *Int. J. Prod. Econ.*, vol. 107, no. 1, pp. 88–103, May 2007, doi: 10.1016/J.IJPE.2006.05.015.
- [5] Y. JEON, Y. M. JEON, and Y. W. SONG, "SOLVING SEMICONDUCTOR PROBE CARD PROBLEMS UTILIZING TRIZ AND DATA ANALYSIS," *ACTA Tech. NAPOCENSIS - Ser. Appl. Math. Mech. Eng.*, vol. 63, no. 3S, Nov. 2020, Accessed: Oct. 27, 2023. [Online]. Available: <https://atna-mam.utcluj.ro/index.php/Acta/article/view/1396>.

- [6] S. J. Hong, W. Y. Lim, T. Cheong, and G. S. May, "Fault detection and classification in plasma etch equipment for semiconductor manufacturing e-diagnostics," *IEEE Trans. Semicond. Manuf.*, vol. 25, no. 1, pp. 83–93, Feb. 2012, doi: 10.1109/TSM.2011.2175394.
- [7] B. Li, T. Han, and F. Kang, "Fault diagnosis expert system of semiconductor manufacturing equipment using a Bayesian network," *Int. J. Comput. Integr. Manuf.*, vol. 26, no. 12, pp. 1161–1171, Dec. 2013, doi: 10.1080/0951192X.2013.812803.
- [8] J. M. Nawaz, M. Z. Arshad, and S. J. Hong, "Fault Diagnosis in Semiconductor Etch Equipment Using Bayesian Networks," *J. Semicond. Technol. Sci.*, vol. 14, no. 2, pp. 252–261, 2014, Accessed: Oct. 28, 2023. [Online]. Available: <https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE02405138>.
- [9] H. Rostami, J. Blue, and C. Yugma, "Automatic equipment fault fingerprint extraction for the fault diagnostic on the batch process data," *Appl. Soft Comput.*, vol. 68, pp. 972–989, Jul. 2018, doi: 10.1016/J.ASOC.2017.10.029.
- [10] Y. M. Bae et al., "Detecting abnormal behavior of automatic test equipment using autoencoder with event log data," *Comput. Ind. Eng.*, vol. 183, p. 109547, Sep. 2023, doi: 10.1016/J.CIE.2023.109547.
- [11] Y. T. Jou, H. M. Wee, H. C. Chen, Y. H. Hsieh, and L. Wang, "A neural network forecasting model for consumable parts in semiconductor manufacturing," *J. Manuf. Technol. Manag.*, vol. 20, no. 3, pp. 404–412, 2009, doi: 10.1108/17410380910936828/FULL/PDF.
- [12] V. M. Stone and M. Jamshidi, "Neural net based prognostics for an industrial semiconductor fabrication system," *Conf. Proc. - IEEE Int. Conf. Syst. Man Cybern.*, vol. 2, pp. 1512–1517, 2005, doi: 10.1109/ICSMC.2005.1571361.
- [13] C. F. Chien and H. J. Wu, "Integrated circuit probe card troubleshooting based on rough set theory for advanced quality control and an empirical study," *J. Intell. Manuf.*, pp. 1–13, Nov. 2022, doi: 10.1007/S10845-022-02042-8/TABLES/6.
- [14] K. C. C. Cheng et al., "Machine Learning-Based Detection Method for Wafer Test Induced Defects," *IEEE Trans. Semicond. Manuf.*, vol. 34, no. 2, pp. 161–167, May 2021, doi: 10.1109/TSM.2021.3065405.

3 Future work

In WP4 Physics of degradation, test methods will be developed to gain an understanding of the physics of relevant failure mechanisms and to identify material and process un-certainties. The specific aims are as follows:

- Identification of uncertainties of all analysed materials and processes applied within the research projects and summary of the findings in a common database.
- Description of the degradation development behaviour as input for the physics-informed learning (function or interrelation).

Additionally, measurement data will be generated as a basis for WP6.

In this deliverable, 6 DC's have described the outcomes of their literature review:

- DC1: Criticality assessment methodology for PCBA features by Vikram Kamble
The future work of this DC will focus on the degradation patterns in PCB level microvias as microvia degradation and failure is not properly understood.
- DC4: Accurate digital twins on component level by Alireza Mehrabi
The future work of this DC will focus on the development of a new real-time digital twin model with the ability to classify faults in the device based on the detection of abnormal performance.
- DC6: Reliability of IC packages under small loading conditions by Mohammad Musadiq
The future work of this DC will focus on qualifying microelectronic product that require long lifetimes, e.g., 100khrs and beyond, under an application load that is repetitive but not high (or harsh, typically $\Delta T < 10\text{degC}$). How can one qualify for such circumstances and what test strategies are available and/or required?
- DC10: Microstructure Informed Modelling and AI for Reliability Predictions by Najeem Muhammad Umair
The future work of this DC will focus on employing thermo-mechanical damage modelling at the microstructure level, for example using crystal plasticity model, for Sn-based Pb-free solders is underscored, considering aspects such as heat activation and back stresses.
- DC12: AI-assisted design of high-performance and high-reliability probe technologies for EWS applications by Imtiaz Shehryar
The future work of this DC will focus on providing an AI based framework that integrates RST and domain knowledge to systematically derive decision rules from incomplete information including the abnormal situations and product information to suggest prioritized solutions for probe card troubleshooting.
- DC13: AI-assisted study and forecast of field performances of probe cards for EWS applications by Bejani Mehidi
The future work of this DEC will focus on developing a robust data-driven assessment tool for probe card manufacturers to provide significant value to industry by improving product quality, reducing risks, and strengthening customer satisfaction.

4 References

- [1] T. DE GROOT, T. VOS, R.J.M.J. VOGELS, W.D. VAN DRIEL, QUALITY AND RELIABILITY IN SOLID STATE LIGHTING, IN: W.D. VAN DRIEL, X.J. FAN (EDITORS), SOLID STATE LIGHTING RELIABILITY: COMPONENTS TO SYSTEM. 01/2013; ISBN 978-1-4614-3067-4 SPRINGER NEW YORK.
- [2] WARRANTEE WEEK, WARRANTY CLAIMS & ACCRUALS IN FINANCIAL STATEMENTS, SEPTEMBER 16, 2011, [HTTP://WWW.WARRANTYWEEK.COM/](http://www.warrantyweek.com/)
- [3] RENE RONGEN, ON THE RELEVANCE OF PHYSICS OF FAIL AND MISSION PROFILES FOR MICROELECTRONICS IN AUTOMOTIVE APPLICATIONS, PRESENTATION AT THE SEMINAR TRENDS AND CHALLENGES IN RELIABILITY: FROM COMPONENTS TO SYSTEMS, EINDHOVEN, MAY 2019.
- [4] EIA/JEDEC STANDARD EIA/JESD47, STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS, ELECTRONIC INDUSTRIES ASSOCIATION, JULY 1995.
- [5] JEDEC STANDARD JESD34, FAILURE-MECHANISM-DRIVEN RELIABILITY QUALIFICATION OF SILICON DEVICES, ELECTRONIC INDUSTRIES ASSOCIATION, MARCH 1993.
- [6] INTERNATIONAL SEMATECH PUBLICATION #00053958A-XFR, KNOWLEDGE-BASED RELIABILITY QUALIFICATION TESTING OF SILICON DEVICES, 2000.
- [7] INTERNATIONAL SEMATECH PUBLICATION #99083810A-XFR, USE CONDITION BASED RELIABILITY EVALUATION OF NEW SEMICONDUCTOR TECHNOLOGIES, 1999.
- [8] IBRAHIM, M. S., FAN, J., YUNG, W. K. C., PRISACARU, A., VAN, W., FAN, X., ZHANG, G., MACHINE LEARNING AND DIGITAL TWIN DRIVEN DIAGNOSTICS AND PROGNOSTICS OF LIGHT-EMITTING DIODES. LASER & PHOTONICS REVIEWS 2020, 2000254. [HTTPS://DOI.ORG/10.1002/LPOR.202000254](https://doi.org/10.1002/LPOR.202000254).
- [9] J. SWINGLER, THE PHYSICS OF DEGRADATION IN ENGINEERED MATERIALS AND DEVICES: FUNDAMENTALS AND PRINCIPLES, MOMENTUM PRESS, NEW YORK, 2014, DOI: 10.5643/9781606504680.
- [10] J.W. MCPHERSON, PHYSICS OF DEGRADATION, IN: RELIABILITY PHYSICS AND ENGINEERING: TIME-TO-FAILURE MODELLING, 2019, SPRINGER INTERNATIONAL PUBLISHING, ISBN: 978-3-319-93683-3, DOI: 10.1007/978-3-319-93683-3_2.
- [11] F. TAO, M. ZHANG, Y. LIU, AND A. NEE, DIGITAL TWIN DRIVEN PROGNOSTICS AND HEALTH MANAGEMENT FOR COMPLEX EQUIPMENT, CIRP ANNALS, VOL. 67, NO. 1, PP. 169-172, 2018.
- [12] A. M. MADNI, C. C. MADNI, AND S. D. LUCERO, LEVERAGING DIGITAL TWIN TECHNOLOGY IN MODEL-BASED SYSTEMS ENGINEERING, SYSTEMS, VOL. 7, NO. 1, P. 7, 2019.
- [13] PRZEMYSŁAW GROMALA, ADWAIT INAMDAR, WILLEM VAN DRIEL, GUOQI ZHANG, CHRISTOPHER BAILEY, LUU NGUYEN, BENSON CHAN, JONG EUN RYU, FARNOOD REZAIE, ABRAM DETOSKY, DIGITAL TWINS FOR ELECTRONICS PACKAGING AND SYSTEMS, IEEE NEWSLETTER, AVAILABLE AT: <https://eps.ieee.org/publications/enews/november-2023/1070-digital-twins-for-electronics-packaging-and-systems.html> (LAST ACCESSED ON 30/11/2024).
- [14] W. KANERT, ROBUSTNESS VALIDATION – A PHYSICS OF FAILURE-BASED APPROACH TO QUALIFICATION, MICROELECTRONICS RELIABILITY 54 (2014), PP. 1648-1654.
- [15] ZVEI: HANDBOOK FOR ROBUSTNESS VALIDATION OF SEMICONDUCTOR DEVICES IN AUTOMOTIVE APPLICATIONS, THIRD EDITION: MAY 2015, AVAILABLE AT:
- [16] [HTTPS://WWW.ZVEI.ORG/FILEADMIN/USER_UPLOAD/PRESSE_UND_MEDIEN/PUBLIKATIONEN/2015/MAI/HANDBOOK_FOR_ROBUSTNESS_VALIDATION_OF_SEMICONDUCTOR_DEVICES_IN_AUTOMOTIVE_APPLICATIONS__3RD_EDITION_/ROBUSTNESS-VALIDATION-SEMICONDUCTOR-2015.PDF](https://www.zvei.org/fileadmin/user_upload/Presse_und_Medien/Publikationen/2015/MAI/HANDBOOK_FOR_ROBUSTNESS_VALIDATION_OF_SEMICONDUCTOR_DEVICES_IN_AUTOMOTIVE_APPLICATIONS__3RD_EDITION_/ROBUSTNESS-VALIDATION-SEMICONDUCTOR-2015.PDF) [LAST ADDRESSED ON 14 DECEMBER 2022).
- [17] SAE INTERNATIONAL: HANDBOOK FOR ROBUSTNESS VALIDATION OF AUTOMOTIVE ELECTRICAL/ELECTRONIC MODULES, 2012, AVAILABLE AT: [HTTPS://WWW.SAE.ORG/STANDARDS/CONTENT/J1211_201211/](https://www.sae.org/standards/content/J1211_201211/) [LAST ADDRESSED ON 14 DECEMBER 2022).